Synthesis for Test Virendra Singh Indian Institute of Science Bangalore IEP on Digital System IIT Kanpur.

Slides:



Advertisements
Similar presentations
Sequential Circuit Synthesis - II
Advertisements

What is a Supermesh? one larger mesh created from two or more meshes that have an independent or dependent current source in common reduces the number.
Synthesis for Test Virendra Singh Indian Institute of Science Bangalore IEP on Digital System IIT Kanpur.
Modern VLSI Design 2e: Chapter 8 Copyright  1998 Prentice Hall PTR Topics n High-level synthesis. n Architectures for low power. n Testability and architecture.
Dec 21, Design for Testability Virendra Singh Indian Institute of Science Bangalore {computer, ieee}.org IEP on Digital System.
Sequential Logic Design with Flip-flops
Registers.1. Register  Consists of N Flip-Flops  Stores N bits  Common clock used for all Flip-Flops Shift Register  A register that provides the.
Institute of Applied Microelectronics and Computer Engineering © 2014 UNIVERSITY OF ROSTOCK | College of Computer Science and Electrical Engineering.
Testability Virendra Singh Indian Institute of Science Bangalore
Chapter 7: Testing Of Digital Circuits 1 Testing of Digital Circuits M. Balakrishnan Dept. of Comp. Sci. & Engg. I.I.T. Delhi.
University of Michigan Electrical Engineering and Computer Science FLASH: Foresighted Latency-Aware Scheduling Heuristic for Processors with Customized.
Spring 08, Feb 28 ELEC 7770: Advanced VLSI Design (Agrawal) 1 ELEC 7770 Advanced VLSI Design Spring 2008 Retiming Vishwani D. Agrawal James J. Danaher.
Spring 07, Apr 5 ELEC 7770: Advanced VLSI Design (Agrawal) 1 ELEC 7770 Advanced VLSI Design Spring 2007 Retiming Vishwani D. Agrawal James J. Danaher Professor.
Layout-based Logic Decomposition for Timing Optimization Yun-Yin Lien* Youn-Long Lin Department of Computer Science, National Tsing Hua University, Hsin-Chu,
Digital Design Lecture 10 Sequential Design. State Reduction Equivalent Circuits –Identical input sequence –Identical output sequence Equivalent States.
Synchronous Sequential Logic Part II
Paths for Adoption of Digital Preservation Practices: a Social Network Analysis of Three Academic Departments at Colorado State University ED PEYRONNIN.
MOOC on M4D 2013 S PEECH T ECHNOLOGY FOR M OBILE P HONES Rajesh Hegde Indian Institute of Technology Kanpur Commonwealth of Learning Vancouver.
Computer-Aided Design of Digital VLSI Circuits & Systems Priyank Kalla Dept. of Elec. & Comp. Engineering University of Utah,SLC Perspectives on Next-Generation.
Section 10: Advanced Topics 1 M. Balakrishnan Dept. of Comp. Sci. & Engg. I.I.T. Delhi.
Technical University Tallinn, ESTONIA 1 Faults in Circuits and Fault Diagnosis 0110 T FaultF 5 located Fault table Test experiment Test generation.
1/8/ L20 Project Step 8 - Data Path Copyright Joanne DeGroat, ECE, OSU1 State Machine Design with an HDL A methodology that works for documenting.
SMARTPHONE HARDWARE Mainak Chaudhuri
ABC Study - Cambridge Hospital Recommendations Based on Findings Recommendations Based on Findings Pay a premium for foreign speaking providers Schedule.
Design of a High-Throughput Low-Power IS95 Viterbi Decoder Xun Liu Marios C. Papaefthymiou Advanced Computer Architecture Laboratory Electrical Engineering.
High-Level Synthesis-II Virendra Singh Indian Institute of Science Bangalore IEP on Digital System IIT Kanpur.
Intro to Design for Testability Increasingly complex circuit → more difficult & more expensive testing Testability: a design parameter :the ability to.
AL-HUSEEN BIN TALAL UNIVERSITY College of Engineering Department of Computer Engineering Algorithms and Data Structures Binary Tree Course No.:
Manufacture Testing of Digital Circuits
THOERY OF MECHANISMS AND MACHINES
THOERY OF MECHANISMS AND MACHINES Module-05 Velocity & Acceleration Analysis Instructed by: Dr. Anupam Saxena Associate Professor Department of Mechanical.
THOERY OF MECHANISMS AND MACHINES Module-06 The Big Picture Instructed by: Dr. Anupam Saxena Associate Professor Department of Mechanical Engineering Indian.
Login Screen. Menu Screen Assessment R5A Entry Form.
Testability of Integrated Circuits Presented by Srujana Aramalla Instructor: Dr.Roman Stemprok.
Digital Logic Design. Truth Table  Logic Circuit 1. Start with truth table 2. When your output is a 1, figure out the combination of inputs, ANDs, and.
铸 造 机械工程实践中心课件. 目录 一、铸造概述 二、砂型铸造 三、特种铸造 一、铸造概述 1. 铸造的概念 铸造是将金属熔化并浇注到具有零件形状相适应的 铸型型腔中,等其冷却凝固后,获得毛坯或零件的方 法。 2. 铸造的特点 铸造的特点是金属在液态下成形,即熔化的液态金 属在一定的压力作用下充满铸型而获得铸件。
State Machine Design with an HDL
Group B/C Review Start.
IIT Kharagpur & Kingston Uni
Sequential logic design principles
Mr. Madsen’s Schedule
MBA From IIT IITs and IISc Bangalore jointly conduct JMET(Joint Management Entrance Test) for the admission into post-graduation level course in Management.
Algebra substitution.
Visit for more Information: %284PK%29+-+New+Compatible+Inkjet+Cartridges.
ASSIGNMENT NO.-2.
Assignment 4 Map entities with relationships to relational schemas.
EVALUATION DISTRICT LEVEL STATE LEVEL NATIONAL LEVEL BEST TWO PROJECTS ARE RECOMMENDED FOR PARTICIPATION IN INDIAN SCIENCE CONGRESS.
Company Overview: Samsung R&D Institute Bangalore (SRI-B) Established in 1996, the Bangalore R&D center is the largest and most uniquely positioned overseas.
ELEC 7770 Advanced VLSI Design Spring 2012 Retiming
Ovako Working Posture Analyzing System تهیه کننده : دکتر مسعود مطلبی
دور المجتمع المدني في ترشيد وتحسين كفاءة الطاقة آفاق جديدة ومتجددة...
Network Notes Ms Allan 2012 AS91260 (2.5) Designed to teach from,
Partial Products.
VLSI Testing Lecture 8: Sequential ATPG
G1. G1 g2 g3 g4 g5 g6 g8 g10 g11 g12 g14.
CS 3630 Database Design and Implementation
Digital Marketing institute in bangalore.
Lab 6-1-solution Step-by-step.
Anandh Subramaniam & Kantesh Balani
IIT Kanpur Students & Graduates FY to FY
Digital Marketing training in bangalore.
ELEC 7770 Advanced VLSI Design Spring 2016 Retiming
Partial Products.
Scientific Method Notes
Illustrative Example p p Lookup Table for Digits of h g f e ) ( d c b
Exercise Write 100 as a standard numeral. 1.
Basic Laws of Electric Circuits Equivalent Resistance
Data science course in Bangalore.
The Scientific Method.
offers for junior researchers in its research teams
Presentation transcript:

Synthesis for Test Virendra Singh Indian Institute of Science Bangalore IEP on Digital System IIT Kanpur

Dec 20, Testability Objective Improve Controllability Observability Reduction in sequential depth

Dec 20, Controllability + *- a R (b) Primary input R(c) +* - R(a) R(b) Primary input R(c) R = (b,c, …) Not directly controllable R = (a,b,c, …) Directly controllable

Dec 20, Observability R 2 (z) R1 = (….,w,x, …) Not directly observable + * - t t+1 t+2 * R 1 (w) R 2 (y) R 1 (x) t+3 + * - t t+1 t+2 * R 1 (w) R 1 (y) R 1 (x) t+3 R 1 (z)

Dec 20, Sequential Depth Reduction R 2 (z) *1 *2 - t t+1 t+2 + R 1 (w) R 2 (y) R 1 (x) t+3 R 2 (v) R 3 (s) R 3 (u) R 2 (z) *1 *2 - t t+1 t+2 + R 1 (w) R 2 (y) R 1 (x) t+3 R 2 (v) R 3 (s) R 3 (u)

Dec 20, Mobility Path * * * + * * * +< TIME 1 TIME 2 TIME 3 TIME 4

Dec 20, Mobility Path * * * TIME 1 TIME 2 TIME 3 TIME 4

Dec 20, Mobility Path Scheduling Mobility_path_scheduling(G){ 1.ASAP_scheduling(G); 2.ALAP_scheduling(G); 3.Update_op_slack_and_mobility(G); 4.While (unscheduled_op(G) ≠ 0){ 5. P k = next_min_mobility_path(G); 6. partial scheduling(P k, G); 7. testMP(P k, G); / analyze testability on P k 8.} 9.}

Dec 20, Mobility Path Scheduling partial_scheduling(P k,G){ 1.For each (operation o on Pk) 2. if (o.earliest = o.latest) // mobility becomes 0 3. o.active = o.earliest // assign schedule 4.Update_op_slack_and)mobility(G); 5.While (unscheduled_op (P k ) ≠ 0){ 6. (o, o.ll_cycles) = next_op_with _least_no_light_load_cycles(Pk, G); 7. o.active = most_preferred_cycle(o.ll_cycles, G);