TRIGGER-LESS AND RECONFIGURABLE DATA ACQUISITION SYSTEM FOR POSITRON EMISSION TOMOGRAPHY Grzegorz Korcyl 2013.

Slides:



Advertisements
Similar presentations
TileCal Optical Multiplexer Board 9U VME Prototype Cristobal Cuenca Almenar IFIC (Universitat de Valencia-CSIC)
Advertisements

ESODAC Study for a new ESO Detector Array Controller.
CHL -2 Level 1 Trigger System Fully Pipelined Custom ElectronicsDigitization Drift Chamber Pre-amp The GlueX experiment will utilize fully pipelined front.
OpenPET User Meeting: Status and Update Woon-Seng Choong, Jennifer Huber, William Moses, Qiyu Peng October 31, 2013 This work is supported in part by the.
June 19, 2002 A Software Skeleton for the Full Front-End Crate Test at BNL Goal: to provide a working data acquisition (DAQ) system for the coming full.
ALICE Trigger System Features Overall layout Central Trigger Processor Local Trigger Unit Software Current status On behalf of ALICE collaboration:D. Evans,
An ATCA and FPGA-Based Data Processing Unit for PANDA Experiment H.XU, Z.-A. LIU,Q.WANG, D.JIN, Inst. High Energy Physics, Beijing, W. Kühn, J. Lang, S.
DSP online algorithms for the ATLAS TileCal Read Out Drivers Cristobal Cuenca Almenar IFIC (University of Valencia-CSIC)
Trigger-less and reconfigurable data acquisition system for J-PET
1 Design of the Front End Readout Board for TORCH Detector 10, June 2010.
© 1999, Cisco Systems, Inc. 3-1 Chapter 10 Controlling Campus Device Access Chapter 3 Connecting the Switch Block © 1999, Cisco Systems, Inc. 3-1.
K. Honscheid RT-2003 The BTeV Data Acquisition System RT-2003 May 22, 2002 Klaus Honscheid, OSU  The BTeV Challenge  The Project  Readout and Controls.
DDL hardware, DATE training1 Detector Data Link (DDL) DDL hardware Csaba SOOS.
Data Acquisition Backbone Core DABC J. Adamczewski, H.G. Essel, N. Kurz, S. Linev GSI, Darmstadt The new Facility for Antiproton and Ion Research at GSI.
MAPS readout Systems Christoph Schrader Dresden
NEDA collaboration meeting at IFIC Valencia, 3rd-5th November 2010 M. Tripon EXOGAM2 project Digital instrumentation of the EXOGAM detector EXOGAM2 - Overview.
Understanding Data Acquisition System for N- XYTER.
Status of the Beam Phase and Intensity Monitor for LHCb Richard Jacobsson Zbigniew Guzik Federico Alessio TFC Team: Motivation Aims Overview of the board.
LNL 1 SLOW CONTROLS FOR CMS DRIFT TUBE CHAMBERS M. Bellato, L. Castellani INFN Sezione di Padova.
6-10 Oct 2002GREX 2002, Pisa D. Verkindt, LAPP 1 Virgo Data Acquisition D. Verkindt, LAPP DAQ Purpose DAQ Architecture Data Acquisition examples Connection.
S. Brambilla, “Recent DAQ integration test at L.N.L May 2008” 7 th AGATA Week, Uppsala, 8-11 July th AGATA Week Uppsala, 8-11 July 2008 Recent.
David Abbott - JLAB DAQ group Embedded-Linux Readout Controllers (Hardware Evaluation)
Status of Global Trigger Global Muon Trigger Sept 2001 Vienna CMS-group presented by A.Taurok.
A Front End and Readout System for PET Overview: –Requirements –Block Diagram –Details William W. Moses Lawrence Berkeley National Laboratory Department.
Update on the HBD Craig Woody BNL DC Meeting June 8, 2005.
11th March 2008AIDA FEE Report1 AIDA Front end electronics Report February 2008.
Application Block Diagram III. SOFTWARE PLATFORM Figure above shows a network protocol stack for a computer that connects to an Ethernet network and.
Gueorgui ANTCHEVPrague 3-7 September The TOTEM Front End Driver, its Components and Applications in the TOTEM Experiment G. Antchev a, b, P. Aspell.
Hall D Online Meeting 27 June 2008 Fast Electronics R. Chris Cuevas Jefferson Lab Experimental Nuclear Physics Division 12 GeV Trigger System Status Update.
Management of the LHCb DAQ Network Guoming Liu * †, Niko Neufeld * * CERN, Switzerland † University of Ferrara, Italy.
Data Acquisition Backbone Core J. Adamczewski-Musch, N. Kurz, S. Linev GSI, Experiment Electronics, Data processing group.
25 April 2000 SEESCOASEESCOA STWW - Programma Evaluation of on-chip debugging techniques Deliverable D5.1 Michiel Ronsse.
CKM Data Source System CKM Electronics Group July 2003.
David Abbott - Jefferson Lab DAQ group Data Acquisition Development at JLAB.
Serial Data Link on Advanced TCA Back Plane M. Nomachi and S. Ajimura Osaka University, Japan CAMAC – FASTBUS – VME / Compact PCI What ’ s next?
News on GEM Readout with the SRS, DATE & AMORE
DABCDABC D ata A cquisition B ackbone C ore J.Adamczewski, H.G.Essel, N.Kurz, S.Linev 1 Work supported by EU RP6 project.
Sep. 17, 2002BESIII Review Meeting BESIII DAQ System BESIII Review Meeting IHEP · Beijing · China Sep , 2002.
KLM Trigger Status Barrel KLM RPC Front-End Brandon Kunkler, Gerard Visser Belle II Trigger and Data Acquistion Workshop January 17, 2012.
Towards a 7-module Micromegas Large TPC prototype 1 D. Attié, P. Baron, D. Calvet, P. Colas, C. Coquelet, E. Delagnes, M. Dixit, A. Le Coguie, R. Joannes,
Florida Institute of Technology, Melbourne, FL
Management of the LHCb Online Network Based on SCADA System Guoming Liu * †, Niko Neufeld † * University of Ferrara, Italy † CERN, Geneva, Switzerland.
Connector Differential Receiver 8 Channels 65 MHz 12 bits ADC FPGA Receive/buffer ADC data Format triggered Events Generate L1 Primitives Receive timing.
12 September 2006Silicon Strip Detector Readout Module J. Hoffmann SIDEREM SIlicon Strip DEtector REadout Module.
XLV INTERNATIONAL WINTER MEETING ON NUCLEAR PHYSICS Tiago Pérez II Physikalisches Institut For the PANDA collaboration FPGA Compute node for the PANDA.
Management of the LHCb DAQ Network Guoming Liu *†, Niko Neufeld * * CERN, Switzerland † University of Ferrara, Italy.
S.Anvar, V.Gautard, H.Le Provost, F.Louis, K.Menager, Y.Moudden, B.Vallage, E.Zonca, on behalf of the KM3NeT consortium 1 IRFU/SEDI-CEA Saclay F
1 DAQ.IHEP Beijing, CAS.CHINA mail to: The Readout In BESIII DAQ Framework The BESIII DAQ system consists of the readout subsystem, the.
Rutherford Appleton Laboratory September 1999Fifth Workshop on Electronics for LHC Presented by S. Quinton.
KM3NeT Offshore Readout System On Chip A highly integrated system using FPGA COTS S. Anvar, H. Le Provost, F. Louis, B.Vallage – CEA Saclay IRFU – Amsterdam/NIKHEF,
Grzegorz Korcyl - Jagiellonian University, Kraków Grzegorz Korcyl – PANDA TDAQ Workshop, Giessen April 2010.
Vladimir Zhulanov for BelleII ECL group Budker INP, Novosibirsk INSTR2014, Novosibirsk 2014/02/28 1.
Model: DS-600 5x 10/100/1000Mbps Ethernet Port Centralized WLAN management and Access Point Discovery Manages up to 50 APs with access setting control.
Compute Node Tutorial(2) Agenda Introduce to RocketIO How to build a optical link connection Backplane and cross link communications How to.
Super BigBite DAQ & Trigger Jens-Ole Hansen Hall A Collaboration Meeting 16 December 2009.
Firmware and Software for the PPM DU S. Anvar, H. Le Provost, Y.Moudden, F. Louis, E.Zonca – CEA Saclay IRFU – Amsterdam/NIKHEF, 2011 March 30.
Scalable Readout System Data Acquisition using LabVIEW Riccardo de Asmundis INFN Napoli [Certified LabVIEW Developer]
Eric Hazen1 Ethernet Readout With: E. Kearns, J. Raaf, S.X. Wu, others... Eric Hazen Boston University.
M. Tiemens, M. Kavatsyuk KVI, University of Groningen EMC Front-End Electronics for the Preassembly.
Modeling event building architecture for the triggerless data acquisition system for PANDA experiment at the HESR facility at FAIR/GSI Krzysztof Korcyl.
DAQ ACQUISITION FOR THE dE/dX DETECTOR
Use of FPGA for dataflow Filippo Costa ALICE O2 CERN
The Jülich Digital Readout System for PANDA Developments
Data and Control link via GbE
PRAD DAQ System Overview
14-BIT Custom ADC Board Rev. B
Production Firmware - status Components TOTFED - status
96-channel, 10-bit, 20 MSPS ADC board with Gb Ethernet optical output
KRB proposal (Read Board of Kyiv group)
DCH FEE 28 chs DCH prototype FEE &
Presentation transcript:

TRIGGER-LESS AND RECONFIGURABLE DATA ACQUISITION SYSTEM FOR POSITRON EMISSION TOMOGRAPHY Grzegorz Korcyl 2013

Detectors readout DetectorsFront-End Electronics Readout electronics Concentrators Trigger modules Event builders User interface

Current electronics – Front End  Front End Boards:  Fast, sharp input signals  Problem of „time walk”  KBv5 4 input channels For each: Rise time fast measurement Charge-to-Width measurement Compensation of „time walk” Custom format  KBv6 2 input channels For each: Rise time fast measurement at 4 different levels Offline shape recognition Custom format  KBv7 (under development) 3 input channels For each: Rise time fast measurement at 4 different levels Charge-to-Width measurement VME format Time walk effect Some other FEE from high energy physics experiments: NINO board PADIVA board Some other FEE in development: Marek’s frontend Mr. Majewski frontend

Current electronics  5x Lattice ECP3 150 FPGAs  4 edge devices  1 central  Flash ROMs for each  8x 3.2Gbps optical links  4x 208pin QMS connectors  Small Addons  1x 106pin connector  Large Addon  Hardware trigger input TRBv2 TRBv3

Reconfigurable electronics  Programmable logic device  Reconfigurable by the user  Parallel processing  Real-time processing  Hardware features:  Memory blocks  Communication ports  Digital Signal Processing units  CPU solutions (MircoBlaze, LatticeMico)  SoC – FPGA combined with CPU

Reconfigurable electronics ch1 ch2 ch3 … chN … clock FPGACPU  Parallel - pipelined processing

Current Electronics - TRBv3  Use of the internal structure of the chip to create delay chains  Highly configurable TDC solution  Number of channels single channel resolution  A lot of methods to improve resolution

Current Electronics - TRBv3  Gigabit Ethernet link – Data Readout, Slow Control  Full Duplex  118 MBps  Basic protocols (IP, UDP, ARP, DHCP, ICMP, Custom)  Autonegotiation + network address acquisition  VLAN  Jumbo frames  Address filtering

Current electronics - Triggering  Trigger board (in development) :  „Snapshot” of detectors status  „Triggerless system” Periodic trigger signal  Optical connections to each TRB Trigger signal distribution Event tag distribiution Data readout  Data concentrator Can perform online filtering/analysis

Current electronics

Prototype setup 16xFEE 3 channels Backplane 240 channels 2x

Software  Slow control  Number of scripts to setup and start acquisition Enclosed in GUI by Silvermedia  Data collection – event building  Standard event builder  DABC event building plugin  Unpacking – translation from HEX to meaningful format  Lightweight unpacker  GO4 module  Both produce ROOT tree structure  Online monitoring  Histograms display in GUI by Silvermedia  GO4 GUI

Software

Conclusions  The entire readout chain is working and verified  Hardware for the prototype:  TRBv3 is ready  FEE in development (previous versions under tests)  VME crate, fans, cables are being ordered  Software for slow control  Basic scrips  Nice GUI under development  Analysis software  2 solutions: Standard: Event building verified Lightweight unpacker verified DABC and GO4: Under verification