5 March 2002 - DCS Final Design Review: RPC detector The DCS system of the Atlas RPC detector V.Bocci, G.Chiodi, E. Petrolo, R.Vari, S.Veneziano INFN Roma.

Slides:



Advertisements
Similar presentations
Sezione di Bari September 16, 2002D. Elia - DCS workshop / ALICE week 1 SPD PS system and Controls Domenico Elia, INFN-Bari.
Advertisements

Peter Chochula CERN-ALICE ALICE DCS Workshop, CERN September 16, 2002 DCS – Frontend Monitoring and Control.
Service Board Production Test Rafael Nobrega LHCb Roma1.
HV-LV DCS Workshop – 16/03/2004 G. De Cataldo, A. Franco, A.Tauro - INFN Bari Progress report on the HMPID LV System Cabling and LV sectorsCabling and.
S. Veneziano, Lecce 21 February 2002 RPC readout and trigger electronics status Lecce 21/02/2002.
ESODAC Study for a new ESO Detector Array Controller.
Supervision of Production Computers in ALICE Peter Chochula for the ALICE DCS team.
RPC Trigger Software ESR, July Tasks subsystem DCS subsystem Run Control online monitoring of the subsystem provide tools needed to perform on-
HCAL RBX PRR 2 March H C A L RBX Monitoring RBX Production Readiness Review Monitoring, Fieldbus and DCS John E. Elias HCAL Electronics Coordinator.
1 Project supervised by: Dr Michael Gandelsman Project performed by: Roman Paleria, Avi Yona 12/5/2003 Multi-channel Data Acquisition System Mid-Term Presentation.
Uli Schäfer Discussions with H.B. after last meeting… All ATLAS standard racks and crates will be monitored. Helfrieds group will equip them with ELMBs.
Muon Week, Dec V. Polychronakos Page1 CSC Detector Control System V. Polychronakos, BNL.
ACES 2011 The third common ATLAS CMS Electronics Workshop for LHC upgrades March 9-11, 2011, CERN, Geneva, Switzerland Hardware:  ATMEL ATmega128 microcontroller.
Bologna, 10/04/2003 Workshop on LHC Physics with High P t Muon in CMS R.Travaglini – INFN Bologna Status of Trigger Server electronics Trigger boards TB.
SOC Consortium Course Material ASIC Logic National Taiwan University Adopted from National Chiao-Tung University IP Core Design.
Normal text - click to edit RCU – DCS system in ALICE RCU design, prototyping and test results (TPC & PHOS) Johan Alme.
DCS Detector Control System Hardware Dirk Gottschalk Volker Kiworra Volker Lindenstruth Vojtech Petracek Marc Stockmeier Heinz Tilsner Chair of Computer.
Towards a Detector Control System for the ATLAS Pixeldetector Susanne Kersten, University of Wuppertal Pixel2002, Carmel September 2002 Overview of the.
GBT Interface Card for a Linux Computer Carson Teale 1.
S.Veneziano – INFN Roma July 2003 TDAQ week CMA LVL1 Barrel status ATLAS TDAQ week July 2003.
LNL 1 SLOW CONTROLS FOR CMS DRIFT TUBE CHAMBERS M. Bellato, L. Castellani INFN Sezione di Padova.
André Augustinus 17 June 2002 Technology Overview What is out there to fulfil our requirements? (with thanks to Tarek)
I/O management is a major component of operating system design and operation Important aspect of computer operation I/O devices vary greatly Various methods.
Status of Global Trigger Global Muon Trigger Sept 2001 Vienna CMS-group presented by A.Taurok.
1 Outline Firmware upgrade of the HV_LED_DAC boards. HV Status Bits board. Status of the board integration into the LHCb TFC system. CALO HV system and.
Bernardo Mota (CERN PH/ED) 17/05/04ALICE TPC Meeting Progress on the RCU Prototyping Bernardo Mota CERN PH/ED Overview Architecture Trigger and Clock Distribution.
André Augustinus 10 March 2003 DCS Workshop Detector Controls Layout Introduction.
Status report on the development of a readout system based on the SALTRO-16 chip Leif Jönsson Lund University LCTPC Collaboration Meeting
Modes of transfer in computer
FED RAL: Greg Iles5 March The 96 Channel FED Tester What needs to be tested ? Requirements for 96 channel tester ? Baseline design Functionality.
Xiangming Sun1PXL Sensor and RDO review – 06/23/2010 STAR XIANGMING SUN LAWRENCE BERKELEY NATIONAL LAB Firmware and Software Architecture for PIXEL L.
Status of NA62 straw electronics Webs Covers Services Readout.
Enrico Fois - LHCb Muon ECS Meeting - Roma Synchronization and alignment requirements.
André Augustinus 16 June 2003 DCS Workshop General Purpose Monitor.
Alice MTR DCS F.Jouve 15 th DCS workshop CERN 13/03/2006 UX-A,B,D Detector PVSS II Detector Ethernet Database(s) OPC client DIM client 1672 Detector ?
Alice DCS workshop S.Popescu ISEG Crate controller + HV modules ISEG HV modules 12 Can bus PVSS OPC Client 1 Generic OPC Client Iseg OPC.
Sensor testing and validation plans for Phase-1 and Ultimate IPHC_HFT 06/15/ LG1.
CERN, 18 december 2003Coincidence Matrix ASIC PRR Coincidence ASIC modifications E.Petrolo, R.Vari, S.Veneziano INFN-Rome.
Oct 8th 2002S. Veneziano, INFN-Roma1 CMA LVL1 Barrel status ATLAS Muon week 8th October 2003 CM ASIC status Splitter tests and status PAD tests and status.
Input/Output Problems Wide variety of peripherals —Delivering different amounts of data —At different speeds —In different formats All slower than CPU.
1 Calorimeters LED control LHCb CALO meeting Anatoli Konoplyannikov /ITEP/ Status of the calorimeters LV power supply and ECS control Status of.
Clara Gaspar, December 2012 Experiment Control System & Electronics Upgrade.
ATLAS DCS ELMB PRR, CERN, March 2002Fernando Varela ELMB Networks CAN/CANopen Interoperability of the ELMB Usage of the ELMB in ATLAS ELMB Networks Full.
PSI - 11 Feb Status of the electronic systems of the MEG Experiment.
5th March 0718th DCS Workshop1 News on ISEG & WIENER Lionel Wallet, CERN High Voltage, Low Voltage & VME Crate control.
STAR Pixel Detector readout prototyping status. LBNL-IPHC-06/ LG22 Talk Outline Quick review of requirements and system design Status at last meeting.
Input Output Techniques Programmed Interrupt driven Direct Memory Access (DMA)
DCS for TRD Pre-trigger Ken Oyama Jan. 22, 2007 DCS Workshop in Heidelberg.
Clara Gaspar on behalf of the ECS team: CERN, Marseille, etc. October 2015 Experiment Control System & Electronics Upgrade.
AFP Trigger DAQ and DCS Krzysztof Korcyl Institute of Nuclear Physics - Cracow on behalf of TDAQ and DCS subsystems.
1 Status of Validation Board, Selection Board and L0DU Patrick Robbe, LAL Orsay, 19 Dec 2006.
ATLAS DCS ELMB PRR, March 4th 2002, H.J.Burckhart1 Embedded Local Monitor Board ELMB  Context  Aim  Requirements  Add-ons  Our aims of PRR.
29 May 2009 Henk Boterenbrood, Augusto Ceccucci, Bjorn Hallgren, Mauro Piccini and Helmut Wendler 1 The Calorimeter Recorder CARE.
Paolo Ciambrone INFN- LNF ODE ECS ODE ECS Off Detector Electronics for the muon system INFN - LNF Servizio Elettronica Laboratori Frascati A. Balla, M.
DCS workshop,march 10th P.Saturnini, F. Jouve Slow control trigger of the muon arm Muon trigger of the muon arm Low voltage VME Crate External parameters.
E Ethernet C CAN bus P Profibus HV HV cables LV LV cables (+busbar) S Serial (RS232) Signal cable Other/Unknown Liquid or Gas Cable and/or Bus PCI-XYZ.
D. EliaALICE week / DCS workshop - Sept 20, SPD Power Supply System DCS status Domenico Elia INFN Bari.
Marc R. StockmeierDCS-meeting, CERN DCS status ● DCS overview ● Implementation ● Examples – DCS board.
Consideration of the LAr LDPS for the MM Trigger Processor Kenneth Johns University of Arizona Block diagrams and some slides are edited from those of.
August 24, 2011IDAP Kick-off meeting - TileCal ATLAS TileCal Upgrade LHC and ATLAS current status LHC designed for cm -2 s 7+7 TeV Limited to.
DOM Electronics (Digital Optical Module) 1 WPFLElectronics PPMDOM ElectronicsF. Louis.
The ALICE Data-Acquisition Read-out Receiver Card C. Soós et al. (for the ALICE collaboration) LECC September 2004, Boston.
MADEIRA Valencia report V. Stankova, C. Lacasta, V. Linhart Ljubljana meeting February 2009.
The Data Handling Hybrid
ABC130: DAQ Hardware Status Matt Warren et al. Valencia 3 Feb 2014
ATLAS MDT HV – LV Detector Control System (DCS)
RPC Detector Control System
RPC Detector Control System
Chapter 13: I/O Systems.
Presentation transcript:

5 March DCS Final Design Review: RPC detector The DCS system of the Atlas RPC detector V.Bocci, G.Chiodi, E. Petrolo, R.Vari, S.Veneziano INFN Roma

5 March DCS Final Design Review: RPC detector Atlas RPC muon system location follow ELMB tests done by DCS group

5 March DCS Final Design Review: RPC detector PAD Boards There are about 900 PAD boards, each one with an ELMB CAN node. Location of the CAN nodes in the LVL1 muon Trigger

5 March DCS Final Design Review: RPC detector 900 CAN NodesDivided in chain of about 16 nodes: about 64 branches or 32 if branches grouped in max 32 nodes. CAN node CAN branch Can branches in Atlas muon detector Branches are foreseen for HV, LV power supplies. Design is not yet final

5 March DCS Final Design Review: RPC detector CANbus on-detector connectivity Trigger and readout logic sector

5 March DCS Final Design Review: RPC detector PAD board with TTCrx ELMB XCV200 and Optical Link CAN daisy chain Remote I2C ELMB PAD board layout

5 March DCS Final Design Review: RPC detector Optical link fpga SPI interface (SPI Flash) Temperature I2C FPGA power down System reset Reset CM Configuration I2C Long distance I2C FPGA configuration mode select Prom Jtag Jtag Chain TTC Controls PAD ELMB signals

5 March DCS Final Design Review: RPC detector Transceiver Logic CAN Controller Chip 8/16 bit Microcontroller node controller I2C CAN node FPGA FlashRom CM PAD Logic JTAG Chips with JTAG SCAN I/O SPI PAD controls CAN node connections PAD Logic Temperatures Connectivity SCAN Board Test Optical Link AD7417 ADC I2C JTAG SPI Flash prom x5 x4 x7 PCF bit IO LM75 PRODE delay TTC CM ASIC Remote I2C (splitter) x4

5 March DCS Final Design Review: RPC detector Pad devices controlled by ELMB Distrubuted on motherboard and remote or piggy CM, link, TTC boards: –I2c Temperature sensors –TTC –Delay chips –FPGA –Flash prom FPGA –Flash prom SPI –I2c I/O registers –Coincidence matrix ASIC (about 200 I2C registers) –Optical link controls

5 March DCS Final Design Review: RPC detector

ELMB board IXXAT 165 PCI CANBUS board IXXAT CAN Analyzer IXXAT canopen Client IXXAT Tincan interface PCMCIA Virtual Can Interface Library (VCI) CAN open Master API Hardware and SoftwareTools used

5 March DCS Final Design Review: RPC detector Software development: We integrated a single bus I2C in the CAN node. A guideline has been the document from Henk, but (we use SDO and): –We need to multiple I2C buses (three), only one implemented so far –We need different ‘flavors’ of I2C. –(SDO block transfer could be used for large I2C registers). Software for FPGA readback on JTAG/SPI written for AVR evaluation board. –Readback and diff with SPI flash memory data takes 15 s. We wrote new ccan.c and ccan.h to interface ixxat board

5 March DCS Final Design Review: RPC detector Software requirements We need a lot of functionalities on our ELMB firmware, only some is covered so far by the CERN/Nikhef supported software: –Efficient ‘Low level’ I2C/JTAG/SPI instructions, as we have developped so far –‘high level instructions’, like Load FPGA with SPI flash data Check FPGA firmware Initialize ASIC (200 I2C registers) Read all temperatures Measure clock phases from delay chip outputs Monitor remote splitter board voltages and temeperatures

5 March DCS Final Design Review: RPC detector Software Currently we have an MS windows PC and IXXAT board and one ELMB. Current aim is: –‘high level’ commands developped on pc (Microsoft Visual c++), low level commands sent via CAN. –ELMB interprets only ‘atomic’ instructions. –Then we will ‘move’ the high level commands from the remote application to ELMB firmware We still need to: –define the full set of CAN commands; –understand the final size of this firmware. –Integrate to PVSS/OPC Current distribution of GNU gcc is now supporting AVR. Should we move from ICAV to gcc (from windows to a generic windows/linux platform)?

5 March DCS Final Design Review: RPC detector PVSS II We wait for collaboration decision about final PCI boards. PVSS II and OPC is now working on PCs and NI boards, on a test case configuration different from what we need. Is an OPC server capable of handling our requests (realtime)? Once our control software is implemented on PC/ELMB, is it portable to PVSS/OPC ? (rules/regulations to follow?) We may want to start with PVSS II now, to understand this issues (e.g. database access).

5 March DCS Final Design Review: RPC detector ELMB in the final system We need about 1000 boards including spares for the final system. We have 10 boards for out prototype work It is time to start to think about the structure of the final system: –How many CAN nodes per PC ? –How many PCs ? Check on initialization time vs CAN nodes per PC has to be done (also ethernet-CAN boxes, configured as OPC servers, exist, they are small) –Do we have an answer on space needs? We need to answer on rack allocation