Fabrication of Active Matrix (STEM) Detectors

Slides:



Advertisements
Similar presentations
Malaviya National Institute of Technology
Advertisements

FABRICATION PROCESSES
CHAPTER 8: THERMAL PROCESS (continued). Diffusion Process The process of materials move from high concentration regions to low concentration regions,
Process Flow : Overhead and Cross Section Views ( Diagrams courtesy of Mr. Bryant Colwill ) Grey=Si, Blue=Silicon Dioxide, Red=Photoresist, Purple= Phosphorus.
CMOS Fabrication EMT 251.
Advanced Manufacturing Choices
ECE 6466 “IC Engineering” Dr. Wanda Wosik
Photolithography. Outline Motivation History  Photolithography Methods and Theories  Preparation and Priming  Spin-Coating  Photoresists  Soft-baking.
INTEGRATED CIRCUITS Dr. Esam Yosry Lec. #6.
Fabrication of p-n junction in Si Silicon wafer [1-0-0] Type: N Dopant: P Resistivity: Ω-cm Thickness: µm.
1 Kimberly Manser Process Development for Double-Sided Fabrication of a Photodiode Process Development of a Double-Sided Photodiode (for application.
Design and Implementation of VLSI Systems (EN1600) lecture04 Sherief Reda Division of Engineering, Brown University Spring 2008 [sources: Sedra/Prentice.
1 N/P-Channel MOSFET Fabrication By Assoc. Prof Dr. Uda Hashim School of Microelectronic Enginnering KUKUM FOX N-Well Arsenic Implant LDD As+ S/D Implant.
Process integration
Design and Implementation of VLSI Systems (EN0160) Sherief Reda Division of Engineering, Brown University Spring 2007 [sources: Sedra/Prentice Hall, Saint/McGrawHill,
The Deposition Process
Device Fabrication Example
Rochester Institute of Technology - MicroE © REP/LFF 8/17/2015 Metal Gate PMOS Process EMCR201 PMOS page-1  10 Micrometer Design Rules  4 Design Layers.
ES 176/276 – Section # 2 – 09/19/2011 Brief Overview from Section #1 MEMS = MicroElectroMechanical Systems Micron-scale devices which transduce an environmental.
ISAT 436 Micro-/Nanofabrication and Applications MOS Transistor Fabrication David J. Lawrence Spring 2001.
Lecture 4 Photolithography.
Lithographic Processes
Micro-fabrication.
CS/EE 6710 CMOS Processing. N-type Transistor + - i electrons Vds +Vgs S G D.
INTEGRATED CIRCUITS Dr. Esam Yosry Lec. #2. Chip Fabrication  Silicon Ingots  Wafers  Chip Fabrication Steps (FEOL, BEOL)  Processing Categories 
Outline Introduction CMOS devices CMOS technology
Integrated Circuit Devices Professor Ali Javey Summer 2009 Fabrication Technology.
1. A clean single crystal silicon (Si) wafer which is doped n-type (ColumnV elements of the periodic table). MOS devices are typically fabricated on a,
IC Process Integration
SEMINAR ON IC FABRICATION MD.ASLAM ADM NO:05-125,ETC/2008.
I.C. Technology Processing Course Trinity College Dublin.
II-Lithography Fall 2013 Prof. Marc Madou MSTB 120
SEMINAR PRESENTATION ON IC FABRICATION PROCESS
Text Book: Silicon VLSI Technology Fundamentals, Practice and Modeling Authors: J. D. Plummer, M. D. Deal, and P. B. Griffin Class: ECE 6466 “IC Engineering”
Virtual NanoFab A Silicon NanoFabrication Trainer
SILICON DETECTORS PART I Characteristics on semiconductors.
Introduction to CMOS VLSI Design CMOS Fabrication and Layout Harris, 2004 Updated by Li Chen, 2010.
INTEGRATED CIRCUITS Dr. Esam Yosry Lec. #3. Diffusion  Introduction  Diffusion Process  Diffusion Mechanisms  Why Diffusion?  Diffusion Technology.
Introduction to Wafer fabrication Process
INTEGRATED CIRCUITS Dr. Esam Yosry Lec. #4. Ion Implantation  Introduction  Ion Implantation Process  Advantages Compared to Diffusion  Disadvantages.
Top Down Manufacturing
Silicon detector processing and technology: Part II
NanoFab Trainer Nick Reeder June 28, 2012.
Top Down Method Etch Processes
Introduction EE1411 Manufacturing Process. EE1412 What is a Semiconductor? Low resistivity => “conductor” High resistivity => “insulator” Intermediate.
Spencer/Ghausi, Introduction to Electronic Circuit Design, 1e, ©2003, Pearson Education, Inc. Chapter 3, slide 1 Introduction to Electronic Circuit Design.
IC Processing. Initial Steps: Forming an active region Si 3 N 4 is etched away using an F-plasma: Si3dN4 + 12F → 3SiF 4 + 2N 2 Or removed in hot.
ISAT 436 Micro-/Nanofabrication and Applications Photolithography David J. Lawrence Spring 2004.
CORPORATE INSTITUTE OF SCIENCE & TECHNOLOGY, BHOPAL DEPARTMENT OF ELECTRONICS & COMMUNICATIONS NMOS FABRICATION PROCESS - PROF. RAKESH K. JHA.
Substitute beer and pizza?. Basic Silicon Solar Cell as fabricated in Cameron With Schematic.
Etching: Wet and Dry Physical or Chemical.
CMOS FABRICATION.
Fab - Step 1 Take SOI Wafer Top view Side view Si substrate SiO2 – 2 um Si confidential.
Process integration Wafer selection active role for the wafer ? passive role ? –thermal conductivity –optical transparency –flat,
Antenna Project in Cameron clean room Wafer preparation, conductor deposition, photolithography.
Definition History Fabrication process Advantages Disadvantages Applications.
Patterning - Photolithography
CMOS Fabrication EMT 251.
Process integration 1: cleaning, sheet resistance and resistors, thermal budget, front end
EE 3311/7312 MOSFET Fabrication
CMOS Fabrication CMOS transistors are fabricated on silicon wafer
Lithography.
Manufacturing Process I
1) Wafer Cleaning Oxidizing – Field Oxide
Chapter 1 & Chapter 3.
Fab. Example: Piezoelectric Force Sensor (1)
VLSI System Design LEC3.1 CMOS FABRICATION REVIEW
Silicon Wafer cm (5’’- 8’’) mm
Manufacturing Process I
1) Wafer Cleaning Oxidizing – Field Oxide (~130 nm)
Presentation transcript:

Fabrication of Active Matrix (STEM) Detectors Wei Chen Silicon Detector Group Instrumentation Division

Contents Our capabilities The concept of a diode detector Planar-technology for silicon detector processing New processes developed for Active Matrix detectors Current status

Our Capabilities Class 100 cleanroom equipped with oxidation furnace, spin-coating track, mask-aligner, sputtering system. Simulation tools, mask design tools and testing equipment. Strip, Pad, Pixel, Drift, Stripixel and Active matrix detectors We are the only one in the US

Basic Concept of Diode Detector P-type: 0.1mm N-type: 300mm W=(2esV/qNd)1/2 Nd=1/qmr r =W2/(2esmV) V~100V, W~300mm, r ~3kWcm

Planar Technology for Silicon Detector Process

Oxidation Process Silicon Dioxide (SiO2) provides High quality insulating barrier Impurity-diffusion barrier Passivation Gettering of impurities in Si Dry oxygen grown oxide (32hr) Ambient: O2 + 0.5% TCA About 0.5µm thickness (wafer about 400µm)

Photolithography Process Produces optical images in a light sensitive film (Photoresist) Images are a reproduction of photomask It is an integration of steps which strongly influence one another: Photoresist and application Exposure Development Photoresist: Positive, S1811 (Shipley) 0.5mm~2.5mm Softbake: Hotplate contact or proximity Exposure: Proximity and Contact print, ultraviolet light Developer: MF-312 (Shipley) Smallest feature: 5µm

Etching Process (New challenge) Wet etching Chemical solution Isotropic Advantages Low cost Reliable High throughput Disadvantages Photoresist adhesion Non-uniformities

Ion Implantation Introduces dopants as ions at controlled energies Boron: 35keV, 1x1014/cm2 (front side) 30keV, 1.2x1014/cm2 (backside) Phos.: 50keV, 4x1014/cm2 (front side)

Deep Implantation Mask (New) AZ4600 Shipley Positive photoresist >5µm thickness Blocks 520keV Boron or Phosphorus ions implantation Boron: 2.6x1011/cm2 Phos.: 6.5x1011/cm2

Post Implant Anneal High temperature process repairs damage (700ºC, 30min) Electrically activates dopants Ambient: N2

Metalization Process Sputtering Provides contacts and interconnections Requirements Low resistance “ohmic” contacts Low sheet resistance Reliable interconnections

Polyimide Insulation Layer Between Two Metals (New) Spin on: 1000RPM, 10sec; 4000RPM, 30sec Combined with photoresist lithography Thickness of Polyimide: ~2µm Size of opening: 10µm

Double Aluminum (New) Advantages of Al Disadvantages Aluminum Oxide Inexpensive Ease of forming contacts Excellent adherence to Si and SiO2 Low bulk resistivity (2.7 -cm) Excellent bondability Easy to process Disadvantages Spiking Unable to sustain high temperatures (over 450 °C) Aluminum Oxide Need Reverse Sputtering

Plasma Clean (New) Ambient: Ar gas Reduces the surface contamination After polyimide process After second aluminum patterning

Current Status Total Mask steps: 14 Total processing steps: 193 Open oxide for p-n-implants Open oxide on backside for p-implant Photoresist mask for protecting n-region from p-implant Oxide cut for opening up anodes Al mask for covering p-region Deep p-implant Deep n-implant Post implant anneal Oxide step cut Oxide step cut on backside First metalization First metalization on backside Polyimide Second metalization Total Mask steps: 14 Total processing steps: 193 Now: at step #177 (Coating the second Al) Remaining: Lithography for the second Al Clean surface with plasma

Clean wafers Deposit barrier layer SiO2, metal, etc. Coat with photoresist Soft bake Align masks Exposure pattern Develop photoresist Hard bake Etch windows in barrier layer Remove photoresist Ion-implantation or diffusion or metal deposition more mask steps next processing step Y N