Group 1 Michael Bouizza Rolando Abreu Carlos De Cossio Ricardo Urena Michael Hernandez Robert Romano Sun Li Yang.

Slides:



Advertisements
Similar presentations
CS364 CH16 Control Unit Operation
Advertisements

Damian BrowneLuis PabonPedro Tovar The operation of a computer in executing a program consists of a sequence of Instruction Cycles, with one machine.
PART 5: (2/2) Processor Internals CHAPTER 15: CONTROL UNIT OPERATION 1.
ARITHMETIC LOGIC SHIFT UNIT
CHAPTER 16 – CONTROL UNIT OPERATION
The CPU. Parts of the CPU Control Unit Arithmetic & Logic Unit Registers.
CHAPTER 4 COMPUTER SYSTEM – Von Neumann Model
Chapter 16 Control Unit Operation No HW problems on this chapter. It is important to understand this material on the architecture of computer control units,
The processor and main memory chapter 4, Exploring the Digital Domain The Development and Basic Organization of Computers.
Chapter 16 Control Unit Implemntation. A Basic Computer Model.
The central processing unit and main memory chapter 4, Exploring the Digital Domain The Development and Basic Organization of Computers.
Chapter 15 IA 64 Architecture Review Predication Predication Registers Speculation Control Data Software Pipelining Prolog, Kernel, & Epilog phases Automatic.
Computer Organization and Architecture
Lecture 13 - Introduction to the Central Processing Unit (CPU)
Micro-operations Are the functional, or atomic, operations of a processor. A single micro-operation generally involves a transfer between registers, transfer.
TEAM 1: Miguel Harmant Rodney Rodriguez Elias Crespo Javier Parra Alfredo Alonso Marc-Wayne Anglin.
ECE 456 Computer Architecture
CHAPTER 3 TOP LEVEL VIEW OF COMPUTER FUNCTION AND INTERCONNECTION
1 Computer Organization Today: First Hour: Computer Organization –Section 11.3 of Katz’s Textbook –In-class Activity #1 Second Hour: Test Review.
Top Level View of Computer Function and Interconnection.
The CPU Central Processing Unit. 2 Reminder - how it fits together processor (CPU) memory I/O devices bus.
General Concepts of Computer Organization Overview of Microcomputer.
1 Purpose of This Chapter In this chapter we introduce a basic computer and show how its operation can be specified with register transfer statements.
ECEG-3202 Computer Architecture and Organization Chapter 3 Top Level View of Computer Function and Interconnection.
Computer architecture
Computer Hardware A computer is made of internal components Central Processor Unit Internal External and external components.
Dale Roberts Department of Computer and Information Science, School of Science, IUPUI CSCI N305 Information Representation: Machine Instructions.
CSE 241 Computer Organization Lecture # 8 Ch. 7 Control Unit Dr. Tamer Samy Gaafar Dept. of Computer & Systems Engineering.
UNIT-III CONTROL UNIT DESIGN
Computer Organization CDA 3103 Dr. Hassan Foroosh Dept. of Computer Science UCF © Copyright Hassan Foroosh 2002.
Lecture 15 Microarchitecture Level: Level 1. Microarchitecture Level The level above digital logic level. Job: to implement the ISA level above it. The.
Register Transfer Languages (RTL)
Basic Elements of Processor ALU Registers Internal data pahs External data paths Control Unit.
Question What technology differentiates the different stages a computer had gone through from generation 1 to present?
GROUP 2 CHAPTER 16 CONTROL UNIT Group Members ๏ Evelio L. Hernandez ๏ Ashwin Soerdien ๏ Andrew Keiper ๏ Hermes Andino.
PART 4: (1/2) Central Processing Unit (CPU) Basics CHAPTER 12: P ROCESSOR S TRUCTURE AND F UNCTION.
Control Unit Operations Chapter10:. What is Control Unit (CU)?(1)  Part of a CPU or other device that directs its operation.  Tells the rest of the.
Chapter 10 Control Unit Operation “Controls the operation of the processor”
Processor Organization
Hardwired Control Department of Computer Engineering, M.S.P.V.L Polytechnic College, Pavoorchatram. A Presentation On.
Processor Organization and Architecture Module III.
Designing a CPU –Reading a programs instruction from memory –Decoding the instruction –Executing the instruction –Transferring Data to/From memory / IO.
1 Basic Processor Architecture. 2 Building Blocks of Processor Systems CPU.
Types of Micro-operation  Transfer data between registers  Transfer data from register to external  Transfer data from external to register  Perform.
Functions of Processor Operation Addressing modes Registers i/o module interface Memory module interface Interrupts.
Computer Organization and Architecture + Networks
Control Unit Operation
Chapter 9 a Instruction Level Parallelism and Superscalar Processors
Micro-Operations A computer executes a program Fetch/execute cycle
William Stallings Computer Organization and Architecture
William Stallings Computer Organization and Architecture 7th Edition
Processor Organization and Architecture
Chapter 15 Control Unit Operation
Control Unit Introduction Types Comparison Control Memory
William Stallings Computer Organization and Architecture 7th Edition
Chapter 14 Control Unit Operation
William Stallings Computer Organization and Architecture 8th Edition
By: A. H. Abdul Hafez Computer Architecture and Organization: L06: Stored program and Instruction code.
Computer Architecture
Chapter 14 Control Unit Operation
A Top-Level View Of Computer Function And Interconnection
Information Representation: Machine Instructions
Computer Architecture
Presentation transcript:

Group 1 Michael Bouizza Rolando Abreu Carlos De Cossio Ricardo Urena Michael Hernandez Robert Romano Sun Li Yang

 A computer executes a program  Fetch/execute cycle  Each cycle has a number of steps  Called micro-operations  Atomic operation of CPU

 Memory Address Register (MAR)  Memory Buffer Register (MBR)  Program Counter (PC)  Instruction Register (IR)

 Address of next instruction is in PC  Address (MAR) is placed on address bus  Control unit issues READ command  Result appears on data bus  Data from data bus copied into MBR  PC incremented by 1  Data (instruction) moved from MBR to IR  MBR is now free for further data fetches

 t1:MAR <- (PC)  t2:MBR <- (memory)  PC <- (PC) +1  t3:IR <- (MBR)  (tx = time unit/clock cycle) or  t1:MAR <- (PC)  t2:MBR <- (memory)  t3:PC <- (PC) +1  IR <- (MBR)

ADD R1, X

ISZ X - increment and skip if zero

BSA X - Branch and Save Address Address of instruction following BSA is saved in X Execution continues from X+1

 Each phase decomposed into sequence of elementary micro-operations  Such as fetch, indirect, and interrupt cycles.  Execute cycle  One sequence of micro-operations for each opcode Assume new 2-bit register  Instruction cycle code (ICC) designates which part of cycle processor is in ▪ 00: Fetch ▪ 01: Indirect ▪ 10: Execute ▪ 11: Interrupt

 Can take many forms, depending on the instruction located in the IR.  May Involve transferring data among registers, read/write from memory or I/O, and  This cycle may involve transferring data among registers, read or write from memory or I/O.

 Define basic elements of processor  Describe micro-operations processor performs  Determine functions control unit must perform

 ALU  Registers  Internal data paths  External data paths  Control Unit

 Transfer data between registers  Transfer data from register to external  Transfer data from external to register  Perform arithmetic or logical ops

 Sequencing  Causing the CPU to step through a series of micro- operations  Execution  Causing the performance of each micro-op

Electronic Signals that execute instructions  In CPU  Causes Data Transfer  Executes Instructions  In Control Bus  Sends instructions out to I/O devices Ex: Modem, Soundcard & Video card  Sends signals to Memory

 Serial ATA Raid Controller on PCI Express

 MAR to PC  Opens Communication Between PC and MAR  MBR to Memory Steps Listed:  Opens Communication Between MAR and Address Bus  Memory gets Read Control Signal  Communication open Between Data Bus and MBR

 Single internal bus  Gates used in order to move through the buss  Control Signals will send out electronics signals to guide the transfer of information from the external systems bus  Temporary storage in registers are used for the proper functionality of ALU

 The control unit inputs signals are a combination of:  Opcode Bits.  Other signals such as interrupts, or condition codes.  Timing info (T1 to Tn). These signals are essential for timing for proper sequencing through instruction cycles.

 Instruction register the part of the CPU’s control unit that stores the instruction currently being executed or decoded.  Op-code causes different control signals for each different instruction  Unique logic for each op-code  Decoder takes encoded input and produces single output  n binary inputs and 2 n outputs

 Clock  Repetitive sequence of pulses  Useful for measuring duration of micro-ops  Must be long enough to allow signal propagation  Different control signals at different times within instruction cycle  Need a counter with different control signals for t1, t2 etc.

 Complex sequencing & micro-operation logic  Difficult to design and test  Inflexible design  Difficult to add new instructions

 What are a micro operations ?  Why should you not read and write from the same register at the same time ?  what are the basic elements of a processor ?  what happens when interupts are enabled ?  Name 3 sub-cycles for the instruction cycles

 How many types of micro-operation?  What are the inputs of the control signals?  List modern I/O Devices  What sends an electronic signals that organizes various processor unit to execute an instruction ?  What are advantages of hardware implementation ?

   tml\ tml\  tures08/control1.pdf tures08/control1.pdf 