USB host for web camera connection

Slides:



Advertisements
Similar presentations
Bus Specification Embedded Systems Design and Implementation Witawas Srisa-an.
Advertisements

Categories of I/O Devices
Dr. Rabie A. Ramadan Al-Azhar University Lecture 3
Week 1- Fall 2009 Dr. Kimberly E. Newman University of Colorado.
Conversion Between Video Compression Protocols Performed by: Dmitry Sezganov, Vitaly Spector Instructor: Stas Lapchev, Artyom Borzin Cooperated with:
© 2004 Xilinx, Inc. All Rights Reserved Implemented by : Alon Ben Shalom Yoni Landau Project supervised by: Mony Orbach High speed digital systems laboratory.
Ethernet Bomber Stand-Alone / PCI-E controlled Ethernet Packet Generator Oren Novitzky & Rony Setter Advisor: Mony Orbach Spring 2008 – Winter 2009 Characterization.
Final Presentation Packet I/O Software Management Application PISMA® Supervisor: Mony Orbach D0317 One-Semester Project Liran Tzafri Michael Gartsbein.
Technion – Israel Institute of Technology Department of Electrical Engineering High Speed Digital Systems Lab Project performed by: Naor Huri Idan Shmuel.
USB Mass-Storage Implementation on an Embedded System (D0113) Supervisor: Dimitry Sokolik Performed by: Yoav Gershoni Shachar Faigenblat Final Presentation.
Interface of DSP to Peripherals of PC Spring 2002 Supervisor: Broodney, Hen | Presenting: Yair Tshop Michael Behar בס " ד.
ECE Department: University of Massachusetts, Amherst Lab 1: Introduction to NIOS II Hardware Development.
1 Input/Output Chapter 3 TOPICS Principles of I/O hardware Principles of I/O software I/O software layers Disks Clocks Reference: Operating Systems Design.
Ethernet Bomber Ethernet Packet Generator for network analysis Oren Novitzky & Rony Setter Advisor: Mony Orbach Started: Spring 2008 Part A final Presentation.
ECE Department: University of Massachusetts, Amherst ECE 354 Spring 2006 Lab 2: Capturing and Displaying Digital Image.
Ethernet Bomber Ethernet Packet Generator for network analysis Oren Novitzky & Rony Setter Advisor: Mony Orbach Spring 2008 – Winter 2009 Midterm Presentation.
Introduction to USB. 2 Agenda Introduction to USB LPC23xx Block diagram MCB2300 demo.
HW/SW Co-Design of an MPEG-2 Decoder Pradeep Dhananjay Kiran Divakar Leela Kishore Kothamasu Anthony Weerasinghe.
USB 2.0 to SD-Card File Transfer
OS Implementation On SOPC Final Presentation
PCI-Express Network Sniffer Characterization Presentation Project Period : 2 semesters Students: Neria Wodage Aviel Tubul Advisor: Mony Orbach 17/12/2007.
- Software block schemes & diagrams - Communications protocols & data format - Conclusions EUSO-BALLOON DESIGN REVIEW, , CNES TOULOUSE F. S.
Computerized Train Control System by: Shawn Lord Christian Thompson.
By: Nadav Haklai & Noam Rabinovici Supervisors: Mike Sumszyk & Roni Lavi Semester:Spring 2010.
NTSC to VGA Converter Marco Moreno Adrian De La Rosa
CSE430/830 Course Project Tutorial Instructor: Dr. Hong Jiang TA: Dongyuan Zhan Project Duration: 01/26/11 – 04/29/11.
Eye Detector Project Midterm Review John Robertson Roy Nguyen.
Cumulative Design Review: Interactive Teaching Device April 8 th, 2005 Lance Haney Micah Nance Nathan Young.
Lab 2: Capturing and Displaying Digital Image
Technion – Israel Institute of Technology Department of Electrical Engineering High Speed Digital Systems Lab Spring 2009.
Introduction to USB © 2010 Renesas Electronics America Inc. All rights reserved.
USB host for web camera connection
Using the PSoC USB March 17, 2012 Lloyd Moore, President/Owner.
1.  Project Goals.  Project System Overview.  System Architecture.  Data Flow.  System Inputs.  System Outputs.  Rates.  Real Time Performance.
Graphics on Key by Eyal Sarfati and Eran Gilat Supervised by Prof. Shmuel Wimer, Amnon Stanislavsky and Mike Sumszyk 1.
OS Implementation On SOPC Midterm Presentation Performed by: Ariel Morali Nadav Malki Supervised by: Ina Rivkin.
Project Goals 1.Get to know Quartus SoPC builder environment 2.Stream 2.Stream Video 3.Build 3.Build foundation for part B - Tracking system.
By: Oleg Schtofenmaher Maxim Fudim Supervisor: Walter Isaschar Characterization presentation for project Winter 2007 ( Part A)
1 3-General Purpose Processors: Altera Nios II 2 Altera Nios II processor A 32-bit soft core processor from Altera Comes in three cores: Fast, Standard,
Unit - 1 Basic Computer Architecture P. Sugin Benzigar.
Microprocessor-based Systems
Elad Hadar Omer Norkin Supervisor: Mike Sumszyk Winter 2010/11, Single semester project. Date:22/4/12 Technion – Israel Institute of Technology Faculty.
Altera Technical Solutions Seminar Schedule OpeningIntroduction FLEX ® 10KE Devices APEX ™ 20K & Quartus ™ Overview Design Integration EDA Integration.
Module 8 Review Questions 1.VGA stands for A. Video Graphic Association B. Video Gradient Array C. Video Graphic Array D. Video Graphic Arrangement.
ECE Department: University of Massachusetts, Amherst ECE 354 Lab 5: Data Compression.
ECE 477 Design Review Team 2  Fall Outline Project overviewProject overview Project-specific success criteriaProject-specific success criteria.
NIOS II Ethernet Communication Final Presentation
EUDRB: the data reduction board of the EUDET pixel telescope Lorenzo Chiarelli, Angelo Cotta Ramusino, Livio Piemontese, Davide Spazian Università & INFN.
Performed by: Nadav Haklai Noam Rabinovici Instructor: Mike Sumszyk Spring Semester 2010 המעבדה למערכות ספרתיות מהירות High speed digital systems laboratory.
1 Implementation in Hardware of Video Processing Algorithm Performed by: Yony Dekell & Tsion Bublil Supervisor : Mike Sumszyk SPRING 2008 High Speed Digital.
1 Presented By: Eyal Enav and Tal Rath Eyal Enav and Tal Rath Supervisor: Mike Sumszyk Mike Sumszyk.
PROJECT - ZYNQ Yakir Peretz Idan Homri Semester - winter 2014 Duration - one semester.
Project D1427: Stand Alone FPGA Programmer Final presentation 6/5/10 Supervisor: Mony Orbach Students: Shimrit Bar Oz Avi Zukerman High Speed Digital Systems.
Network On Chip Platform
Serial Communication Analyzer Company Name: Digital laboratory Presenter Name: Igal Kogan Alexander Rekhelis Instructor: Hen Broodney Semester:Winter/Spring.
Part A Final Dor Obstbaum Kami Elbaz Advisor: Moshe Porian August 2012 FPGA S ETTING U SING F LASH.
Proposal for an Open Source Flash Failure Analysis Platform (FLAP) By Michael Tomer, Cory Shirts, SzeHsiang Harper, Jake Johns
Senior DesignSoftware-1Seattle Pacific University High-level Software Design Context Diagram Connections between major components Synchronization with.
USB host for web camera connection Characterization presentation Presenters: Alexander Shapiro Sergey Alexandrov Supervisor: Mike Sumszyk High Speed Digital.
Performed by:Elkin Aleksey and Savi Esacov Instructor: Idan Shmuel המעבדה למערכות ספרתיות מהירות High speed digital systems laboratory הטכניון - מכון טכנולוגי.
Advanced SW/HW Optimization Techniques for Application Specific MCSoC m Yumiko Kimezawa Supervised by Prof. Ben Abderazek Graduate School of Computer.
FPGA BASED REAL TIME VIDEO PROCESSING Characterization presentation Presented by: Roman Kofman Sergey Kleyman Supervisor: Mike Sumszyk.
LonWorks Introduction Hwayoung Chae.
1394 H/W and OHCI Gi-Hoon Jung. 2002/01/162 Agenda Overview of the VITANA board OHCILynx PCI-based Host Controller Overview of the OHCI Spec.
Lab 0: Familiarization with Equipment and Software
Production Firmware - status Components TOTFED - status
Dr. Michael Nasief Lecture 2
Serial Data Hub (Proj Dec13-13).
Greg Bell Business Development Mgr Industrial & Security Markets
Low cost FPGA implimentation of tracking system from USB to VGA
Presentation transcript:

USB host for web camera connection High Speed Digital Systems Lab USB host for web camera connection Final presentation – Part A Presenters: Alexander Shapiro Sergey Alexandrov Supervisor: Mike Sumszyk

Agenda Part B project objectives Demo Project objectives. System architecture. Project flow. USB basics. ISP 1362. Isochronous transfer. YUV video. Part B project objectives Demo

Project Objectives Implementation of SOPC interface for USB webcam. Learn and implement USB host protocol. Learn and implement webcam protocol. Learn SOPC Development tools. Understand NIOS II architecture. Building NIOS II softcore system. Receive picture from the webcam. Convert YUV to RGB and display in Matlab

Development Environment Altera DE2 board Provides USB support for host and device application. VGA output (up to1600 x 1200 at 100-Hz refresh rate). Cyclone II FPGA Programmable chip to implement any design. Programming tools: Quartus II, Nios II IDE, SOPC Builder Debug tools: Hardware and software USB analyzer.

System Architecture Input Output USB Philips ISP1362 controller. Transfer rate: 12 Mb/s. Output Change the System architecture diagram VGA DAC (10-bit triple DACs). Up to 1600x1200 at 100-Hz.

Logic Flow diagram

Project Flow

Learn stage Working environment USB and ISP1362 documentation SOPC builder NIOS II USB and ISP1362 documentation Take mouse demo as basis for USB system.

Host implementation Initialize connection and open communication port. Determine the kind of device. Request configuration descriptor. Learn basic device capabilities.

Webcam interface implementation Probe and commit sequence. Negotiation between Host and Video streaming interface. Consists of Host`s requests with supported streaming parameters (bit rate, resolution) and Client`s confirmation/denial Select video interface. Device is configured and ready to work.

Webcam interface implementation Probe & Commit flow Host and device negotiate acceptable configuration. It may take several iterations to “agree”

Mid-project milestone Working webcam interface on NIOS II system Initialization Configuration Bulk data transfer No isochronous traffic support

ISO transfer over Philips ISP1362 Isochronous transfer is the most challenging aspect of the USB protocol. Main issue – absence of code examples. Almost no help could be obtained from forums and documentation. No guidelines for implementation in Programming Guide. Was implemented from scratch. USB analyzer was irreplaceable in understanding and debugging.

ISO transfer over USB Host periodically sends ISO IN requests. Device responds with ISO packets. Each packet consists of payload and data. Header holds error checks and End Of Frame indicators. DATA is video stream in YUV2

Isochronous transfer buffering Challenge: Data to be delivered and processed each mSec. CPU on embedded system cannot handle data each mSec. Solution: ISP 1362 supports double buffering for ISO transfer One buffer is proceeded while the second is filled. 1024 bytes in each buffer. Toggle rate is configurable.

Debug tools: USB analyzer USB HW analyzer is irreplaceable in debug. Shows real traffic between host and device Triggers on defined events Clear log of USB packets Showed what packets Windows sends to USB device. Software analyzer can show only driver level packets. Helped find source of bugs. Made it possible to ensure that host/device behaves according to our expectation.

Decode YUY2 video format 2 RGB pixels are defined in each macropixel (four bytes). They share U and V components. Natural bitrate is 2 bytes/pixel Demands efficient real-time decoder to RGB

Part B Project Objectives USB 1.1 Video implementation. Integrate VGA controller. Implement real-time video streaming USB 2 support. Migration to DE-3 environment. Code optimization. DMA Hardware YUV to RGB decoder USB 2 Video streaming to monitor

Demo

References Philips Embedded Programming guide Philips ISP 1362 Data Sheet USB 2.0 Specification USB Video Class Specification USB Complete by Jan Axelson Google

End