DES Collaboration Meeting, Chicago, December 11-13, 2006 T. Shaw1 DES Collaboration Meeting Front End Electronics Status T. Shaw, D. Huffman, M. Kozlovsky,

Slides:



Advertisements
Similar presentations
Controller Tests Stephen Kaye Controller Test Motivation Testing the controller before the next generation helps to shake out any remaining.
Advertisements

Front-end electronics for the LPTPC Outline of the talk:  System lay out  Mechanics for the front-end electronics  End-cap and panels  Connectors and.
TileCal Optical Multiplexer Board 9U VME Prototype Cristobal Cuenca Almenar IFIC (Universitat de Valencia-CSIC)
Director’s Review July 25-27, 2006 T. Shaw1 DES Review DES Front End Electronics WBS 1.3 T. Shaw.
ESODAC Study for a new ESO Detector Array Controller.
The LAr ROD Project and Online Activities Arno Straessner and Alain, Daniel, Annie, Manuel, Imma, Eric, Jean-Pierre,... Journée de réflexion du DPNC Centre.
1 Project supervised by: Dr Michael Gandelsman Project performed by: Roman Paleria, Avi Yona 12/5/2003 Multi-channel Data Acquisition System Mid-Term Presentation.
Detector Array Controller Based on First Light First Light PICNIC Array Mux PICNIC Array Mux Image of ESO Messenger Front Page M.Meyer June 05 NGC High.
E. Hazen, Boston University BU Meeting, Apr. 6, 2001 Front-end Readout of the CMS Hadronic Forward Calorimeter (HF) Conceptual Design (Summary) by Eric.
Manfred Meyer & IDT & ODT 15 Okt Detectors for Astronomy 2009, ESO Garching, Okt Detector Data Acquisition Hardware Designs.
A compact, low power digital CDS CCD readout system.
DES Collaboration Meeting, Chicago, December 11-13, 2006 T. Shaw1 DES Collaboration Meeting Front End Electronics Status T. Shaw, D. Huffman, M. Kozlovsky,
Todd Moore for the DES CollaborationPS TalkJune 13 th, DES DHE CRATE SYSTEM MANAGEMENT & CONTROL Todd Moore University of Illinois, at Urbana-Champaign.
Todd Moore for the DES CollaborationPSTalkJune 13 th, DES MONSOON LINEAR POWER SUPPLY SELECTION Todd Moore University of Illinois, at Urbana-Champaign.
CCD and CCD readout : Engineering diagnostics during development, commissioning and operation Pierre Antilogus C. Juramy, H.Lebbolo, S. Russo, V.Tocut.
SE-IR Corporation 11/04 Goleta, CA (805) CamIRa TM SE-IR Corporation 87 Santa Felicia Dr. Goleta, CA (805)
Todd Moore for the DES CollaborationApril 20 th, Quick Summary of Noise Test Results. Noise test software & hardware setup. Earth grounding/shielding.
ZTF Interconnecting Scheme Stephen Kaye
Mathieu Goffe EUDET JRA1 meeting, DESY Wednesday 30 January 2008 IPHC, 23 rue du Loess BP 28, 67037, Strasbourg Cedex 02, France.
LSST Electronics Review BNL January 25-26, LSST Electronics Review BNL January 25-26, 2012 Electronics Development Plan and Vertical Slice Test (VST)
Clock Board Test and Preliminary Acceptance Criteria Ciemat (Madrid), April 2009 Juan de Vicente, Javier Castilla, Gustavo Martínez.
Status and planning of the CMX Philippe Laurens for the MSU group Level-1 Calorimeter Trigger General Meeting, CERN May 24, 2012.
Electronics for PS and LHC transformers Grzegorz Kasprowicz Supervisor: David Belohrad AB-BDI-PI Technical student report.
Trigger Supervisor (TS) J. William Gu Data Acquisition Group 1.TS position in the system 2.First prototype TS 3.TS functions 4.TS test status.
1 MICE Tracker Update M. Ellis UKNFIC Meeting 25 th August 2005.
Leo Greiner IPHC testing Sensor and infrastructure testing at LBL. Capabilities and Plan.
DES PMG Meeting, January 26, 2007 T. Shaw1 DES PMG Meeting Front End Electronics Status T. Shaw, D. Huffman, M. Kozlovsky, J. Olsen, W. Stuermer (FNAL)
Calorimeter upgrade meeting - Wednesday, 11 December 2013 LHCb Calorimeter Upgrade : CROC board architecture overview ECAL-HCAL font-end crate  Short.
DLS Digital Controller Tony Dobbing Head of Power Supplies Group.
LSST Electronics Review – BNL, January LSST Electronics Review BNL January Power & Voltage Plan R. Van Berg Electronics Mini-Review.
Saverio Minutoli INFN Genova 1 1 T1 Electronic status Electronics Cards involved: Anode Front End Card Cathode Front End Card Read-Out Control card VFAT.
Todd Moore for the DES CollaborationApril 3 rd, Quick Summary of Noise Test Results. Noise test hardware & software setup. Earth grounding/shielding.
AIDA FEE64 development report August 2010 Progress after Texas CAD work Manufacturing 25th August
Single Board Controller Comments Roger Smith Caltech
LNL 1 SLOW CONTROLS FOR CMS DRIFT TUBE CHAMBERS M. Bellato, L. Castellani INFN Sezione di Padova.
Yuri Velikzhanin NuTel TV meeting, June 13 (Friday), 2003 Status of electronics for NuTel prototype.
HBD FEM the block diagram preamp – FEM cable Status Stuffs need to be decided….
Update on the HBD Craig Woody BNL DC Meeting June 8, 2005.
Todd Moore for the DES CollaborationNov 28, Noise test hardware & software setup. Earth grounding scheme utilized for noise tests. Block diagram.
CPT Week, April 2001Darin Acosta1 Status of the Next Generation CSC Track-Finder D.Acosta University of Florida.
Hall D Online Meeting 27 June 2008 Fast Electronics R. Chris Cuevas Jefferson Lab Experimental Nuclear Physics Division 12 GeV Trigger System Status Update.
Global Trigger H. Bergauer, Ch. Deldicque, J. Erö, K. Kastner, S. Kostner, A. Nentchev, B. Neuherz, N. Neumeister, M. Padrta, P. Porth, H. Rohringer, H.
CMX status and plans Yuri Ermoline for the MSU group Level-1 Calorimeter Trigger Joint Meeting CERN, October 2012,
CCD Cameras with USB2.0 & Gigabit interfaces for the Pi of The Sky Project Grzegorz Kasprowicz Piotr Sitek PERG In cooperation with Soltan Institute.
Status and planning of the CMX Wojtek Fedorko for the MSU group TDAQ Week, CERN April , 2012.
FED RAL: Greg Iles5 March The 96 Channel FED Tester What needs to be tested ? Requirements for 96 channel tester ? Baseline design Functionality.
Acquisition Crate Design BI Technical Board 26 August 2011 Beam Loss Monitoring Section William Vigano’ 26 August
L0 Technical Readiness Review-Electronics Installation Linda Bagby L0 Electronics Installation  System Electronics Overview u Low Voltage s Filter.
Update on final LAV front-end M. Raggi, T. Spadaro, P. Valente & G. Corradi, C. Paglia, D. Tagnani.
07-Jan-2010 Jornadas LIP 2010, Braga JC. Da SILVA Electronics systems for the ClearPEM-Sonic scanner José C. DA SILVA, LIP-Lisbon Tagus LIP Group * *J.C.Silva,
ERC - Elementary Readout Cell Miguel Ferreira 18 th April 2012
HIE REX / ISOLDE New Instrumentation electronics - Main functionalities - S.Burger BI-PM
GAN: remote operation of accelerator diagnosis systems Matthias Werner, DESY MDI.
TPC electronics Status, Plans, Needs Marcus Larwill April
Single Board Controller Comments Roger Smith Caltech
Plans and Progress on the FPGA+ADC Card Pack Chris Tully Princeton University Upgrade Workshop, Fermilab October 28, 2009.
Scott Mandry, EUDET JRA1 Meeting, DESY 30 th January ISIS1 Testbeam EUDET JRA1 Meeting, DESY 30 th January 2008 Scott Mandry LCFI Collaboration.
SPD VFE installation and commissioning (status and plans) I.Summary of VFE installation II.Stand alone VFE test: noise & offset III.Stand alone test: LED.
Preparations to Install the HBD for Run 6 Craig Woody BNL PHENIX Weekly Meeting January 26, 2006.
Mai 31th 2011 Christophe Beigbeder PID meeting1 ETD meeting Test setup : Activities in Bari, Univ of Maryland and at Orsay Test setup : Activities in Bari,
Outline Upgrade status of the ECAL/HCAL HV control mezzanine board;  Firmware design,  Setup for making functional tests and validation FPGA firmware.
ECAL electronics schedule JFMAMJJASONDJFMAM Prototype 2 boards Design Layout Fabrication and assembly Testing, including VFE prototype tests Production.
14-BIT Custom ADC Board Rev. B
Calorimeter Mu2e Development electronics Front-end Review
T1 Electronic status Conclusions Electronics Cards:
Mini-drawers, FE-ASIC , Integrator
CMS EMU TRIGGER ELECTRONICS
Sheng-Li Liu, James Pinfold. University of Alberta
University of Illinois, at Urbana-Champaign
PID meeting Mechanical implementation Electronics architecture
Presentation transcript:

DES Collaboration Meeting, Chicago, December 11-13, 2006 T. Shaw1 DES Collaboration Meeting Front End Electronics Status T. Shaw, D. Huffman, M. Kozlovsky, J. Olsen, W. Stuermer (FNAL) T. Moore, V. Simaitis (UIUC) M. Barceló, L. Cardiel (IFAE) J. Castilla, J. DeVicente, G. Martinez (CIEMAT) P. Moore, R. Schmidt (NOAO)

DES Collaboration Meeting, Chicago, December 11-13, 2006 T. Shaw2 DES FE Project Definition We must read out a large focal plane of CCDs 62 Science CCDs 8 Alignment CCDs 4 Guide CCDs The Science and Alignment CCDs are read out at the same rate with the same clocking patterns 10e - rms noise The Guide CCDs will be readout at a faster rate; will not interfere with required “quiet” time of Science and Alignment CCDs

DES Collaboration Meeting, Chicago, December 11-13, 2006 T. Shaw3 Monsoon Readout System is the chosen platform for test and production electronics Monsoon –Developed by NOAO –Crate based system (Eurocard format) –cPCI backplane used (not cPCI protocol) –Open Design Schematics available Firmware available Layout files available –Boards exist Master Control Board Clock and Bias Board 8 Channel Acquisition Board –Large software framework exists

DES Collaboration Meeting, Chicago, December 11-13, 2006 T. Shaw4 Monsoon Crate MCBCBB 8-Ch CCD Acq.

DES Collaboration Meeting, Chicago, December 11-13, 2006 T. Shaw5 Monsoon at FNAL Feb 2006 Delivery of two additional complete Monsoon Systems. One was shipped to Barcelona Mar 2006 With “short” cable run, we are able to achieve ~6.5e - noise at ~6us/pixel April 2006 With a pre-amp located outside of dewar wall, we are able to achieve ~6.5e - noise at ~6us/pixel with a long cable July 2006 Delivery of fourth Monsoon system for FNAL August 2006 FNAL Director’s review recommends use of JFET source follower close to CCD video output October 2006 Begin instrumenting the Multi-CCD test Dewar (MCD) December 2006 Simultaneous readout of two CCDs in MCD.

DES Collaboration Meeting, Chicago, December 11-13, 2006 T. Shaw6 Proposed Changes to Monsoon To use the Monsoon System for Production DES Electronics, we will customize the boards for our specific application: –Build a 12 channel CCD Acq Module which would provide customized bias voltages, RTD readout, and Vsubstrate ramp control. –Build a customized Clock Board to better address our clocking needs; greater fanout ability to drive more clocks. –Slight modification to the Master Control Board to allow for switch to S-Link as the fiber optic link; also, look into multi-crate synchronization

DES Collaboration Meeting, Chicago, December 11-13, 2006 T. Shaw7 12-Channel Board Why do we need to change the Monsoon Acquisition Board? System density –Limited space in proximity to the telescope. Increasing the Video Channel count to 12 to better match the system. Improved Control of CCD Biasing. –Better trimming of HV Biases –Control of Substrate voltage rise/fall time (Ramp). Adding Temperature read back for RTD sensors.

DES Collaboration Meeting, Chicago, December 11-13, 2006 T. Shaw8 CCD Acquisition Card Description Main Board –12 Video Signal Channels AC Coupled 18-bit ADC (same as Monsoon!) –48 High Voltage Biasing Signals with Telemetry –Micro-Sequencer Pattern Memory –On-Board Temperature Sensor (10 bits) –6 Channels for RTD temperature sensors on CCD –Single FPGA for control: JTAG programmable –Board Identification Registers Transition Module –allows for differential inputs –power filtering –substrate voltage distribution (up to 48V)

DES Collaboration Meeting, Chicago, December 11-13, 2006 T. Shaw9 CCD 12 Channel Acq. Board Temp. Sensor Digital Serial Number Reset Interface 6 Chan RTD 12 bit ADC Telemetry Interface X48 12 bit DAC Interface X48 18 bit ADC Interface X12 CDS Interface X12 Back Plane RAM Memory  -Sequencer FPGA 900 pin BGA JTAG Prog. Transition Card (12 Video Channel Inputs)

DES Collaboration Meeting, Chicago, December 11-13, 2006 T. Shaw10 Top View

DES Collaboration Meeting, Chicago, December 11-13, 2006 T. Shaw11 Bottom View

DES Collaboration Meeting, Chicago, December 11-13, 2006 T. Shaw12 12-Channel Transition Module

DES Collaboration Meeting, Chicago, December 11-13, 2006 T. Shaw13 DES New Clock Board New Clock Board is being designed by engineers at CIEMAT (Madrid) which will drive many more clock lines. The current NOAO board provides 32 clocks, the new board will provide 135, or enough for 9 CCDs.

DES Collaboration Meeting, Chicago, December 11-13, 2006 T. Shaw14 9 CCDs CB-36 clk Backplane MAIN board Transition CRATE 135 clk VIDEO Board DES Clock Board Concept CCD 3 X 15 CLK CCD 3 X 15 CLK 9 CCDs CCD 3 X 15 CLK CCD 3 X 15 CLK CB-36 clk Transition 135 clk

DES Collaboration Meeting, Chicago, December 11-13, 2006 T. Shaw15 FPGA 36 CLK Voltage swing generation 135 Cable Drivers Hardware redesign MONSOON CBB DES CB supply Telemetry 32 CLK BIAS CPLD FPGA BIAS section removed 4 clock generation channels added 135 cable drivers included on board 2 CPLD removed supply Telemetry

DES Collaboration Meeting, Chicago, December 11-13, 2006 T. Shaw16 Firmware redesign BIAS control removed Code integration: from 2 CPLD+FPGA to 1 FPGA New microsequencer development microsequencer SEQ BUS (write) TELEMETRY MUX FRONT PANEL DAC/ADC CONFIG ADCs DACs FRONT PANEL 36 Clocks BackPlane Interface PATTERN MEMORY (DUAL PORT) PROGRAM COUNTER GENERATION CLOCK TRIGGER REGISTER PIXDATA BUS (read) FPGA

DES Collaboration Meeting, Chicago, December 11-13, 2006 T. Shaw17 Status: –Schematics and layout ready –Firmware ready for testing –Prototype is under production Future work: –CB testbench installation in Madrid (Monsoon based) –Prototype validation and characterization Clock board status

DES Collaboration Meeting, Chicago, December 11-13, 2006 T. Shaw18 Master Control Board Upgrades Monsoon System has been installed at Barcelona and is working. Engineers from IFAE (Barcelona) are working on upgrading the Master Control Board –conversion of optical link from Systran to S-Link –examination of multi-crate synchronization protocol

DES Collaboration Meeting, Chicago, December 11-13, 2006 T. Shaw19 FE Electronics Packaging UIUC has worked with FNAL mechanical engineers and proposes to instrument the telescope using three FE crates. These crates would each contain two backplanes; one with 6 slots and one with 4 slots. A single 4-slot section would provide for readout of up to 9 guide CCDs The remaining backplane sections would provide readout of up to 72 science and alignment CCDs. UIUC is also providing engineering support for crate power supplies.

DES Collaboration Meeting, Chicago, December 11-13, 2006 T. Shaw20 PF Packaging FE readout electronics should fit within “purple” boxes. Boxes incorporate internal cooling system crates cooled with independent water alcohol mix internal electronics will be maintained at constant temperature ~20°C outside of box will be at ambient temperature; lots of removable external insulation -> this will minimize disturbances of ambient air at prime focus area.

DES Collaboration Meeting, Chicago, December 11-13, 2006 T. Shaw21 Vacuum Interface Board(VIB) Vacuum Interface Board will provide the connection between the Monsoon boards and the CCDs on the focal plane. Monsoon cables will plug into the VIB outside the vacuum. Kapton cables will be used to connect between Vacuum Interface Board and the CCDs inside the dewar.

DES Collaboration Meeting, Chicago, December 11-13, 2006 T. Shaw22 Vacuum Interface Board Kapton Cable AlN Board & CCD Camera Vessel Instrumentation JFET Board Pre-amp Board

DES Collaboration Meeting, Chicago, December 11-13, 2006 T. Shaw23 Power Supply Studies Ongoing work by engineers at the University of Illinois on testing power supply performance. Goal is to prove viability of switching power supplies. Tests were run with Linear supplies and Vicor supplies attached to original Monsoon 6-slot DHE. Remote sensing was removed & local sensing added. Noise measurements are taken with video inputs connected to ccd emulator

DES Collaboration Meeting, Chicago, December 11-13, 2006 T. Shaw24 UofI Monsoon Test Stand Wiring Scheme

DES Collaboration Meeting, Chicago, December 11-13, 2006 T. Shaw25 Linear Supply Plot Results

DES Collaboration Meeting, Chicago, December 11-13, 2006 T. Shaw26 Vicor Supply Plot Results

DES Collaboration Meeting, Chicago, December 11-13, 2006 T. Shaw27 What’s Next? Near term goals Continue work on developing power supply solution Test fanout of clock signals; current plan uses common clock rail settings to drive a group of three CCDs Complete transition from Systran to S-Link for Monsoon communication link Noise studies with multi-CCD test vessel -> refine JFET, pre-amp placement and design; also finalize kapton cable design Complete bench testing of 12-Channel Board and Clock Board Test multi-crate synchronization

DES Collaboration Meeting, Chicago, December 11-13, 2006 T. Shaw28 Schedule Goals Jan – Readout CCD w/12-Channel Board March 2007 – Conversion to S-Link complete March/April 2007 – New Clock Board at FNAL and being used to readout CCDs; integrated with 12-Channel Board April 2007 – New VIB installed in multi-CCD test vessel to allow testing with new boards and cables Dec 2007 – Integration testing of 2 nd versions of new 12- Channel and Clock Boards