8 Bits Gray Code Converter By: Dawei Kou Flora Wu Linda Htay.

Slides:



Advertisements
Similar presentations
Review for Exam 2 Using MUXs to implement logic
Advertisements

1 Specifications Functionality: AND, OR, XOR, ADD Maximum propagation delay : 2ns Power budget: 30mW Area: 200 µm ×400µm Prepared by: Christie Ma, Manjul.
4bit Parallel to Serial Data Stream Converter By Ronne Abat Johnny Liu.
1 4-BIT ARITHMETIC LOGIC UNIT MOTOROLA SN54/74LS181 Arora Shalini Guttal Pratibha Modgi Chaitali Shanmugam Ramya Advisor: Dave Parent Date:
GROUP MEMBERS TU NGUYEN DINH LE. 4 bit Parallel input to serial output (4bit_PISO) shift REG.
Digital Signal Processor (DSP) By Steve D. Wong (166/198A) Ervin Rosario-Figueroa (166/198A) Lana Dam Ivan Pierre-Louis Cuong Nguyen Spring 2003 San Jose.
1 Hamming Code Clarissa David Timmy Lau WingChing Lin Jonathan Lee Advisor: Dr. David Parent December 7, 2005.
1 Serial Multiplier Ann Zhou Ying Yan Wei Liang Advisor: David Parent May 17 th, 2004.
1 Encoding Logic for 5 bit Analog to Digital Converter By:Kaneez Fatimah Ranjini Bhagavan Padmavathy Desikachari Veena Jain Advisor: Dr. David Parent Date:
6-BIT THERMOMETER CODER
1 4 - Bit Arithmetic Logic Unit 74HC/HCT181 Aruna Ketaraju Sowmya Paramkusam Balakrishna Peddireddi Advisor: Dave Parent 12/06/2004.
1 4-bit Decimation Filter Rashmi Joshi Siu Kuen(Steve) Leung Cuong Trinh Advisor: Dr. David Parent December 5, 2005.
Viterbi Decoder: Presentation #10 M1 Overall Project Objective: Design a high speed Viterbi Decoder Stage 10: 5 th April Final Design Corrections.
1 16 BIT KOGGE-STONE TREE ADDER Shayan Kazemkhani Nghia Do Jia Kang Yu Toan Luong Advisor: David Parent May 8 th 2006.
San Jose State University Department of Electrical Engineering Dec 5th, Fall 2005 EE 166 PROJECT Advisor: Prof. David Parent Group Members Radhika Arora,
1 4-bit ALU Cailan Shen Ting-Lu Yang Advisor: Dr. Parent May 11, 2005.
1 4-BIT ARITHMETIC LOGIC UNIT Motorola MC54/74F181 Heungyoun Kim Lu Gao Jun Li Advisor: Dr. David W. Parent DATE: 12/05/2005.
1 Simple FPGA David, Ronald and Sudha Advisor: Dave Parent 12/05/2005.
4-bit Grey Code Converter with Counter Lincoln Chin Dat Tran Thao Nguyen Tien Huynh.
Parking Pal Presentation #8 Team M1: Anna Kochalko Chris Moody Hong Tuck Liew John Wu Team TA: Kartik Murthy October 22, 2007 Gate Level Layout Your digital.
1 Design of 4- BIT ALU Swetha Challawar Anupama Bhat Leena Kulkarni Satya Kattamuri Advisor: Dr.David Parent 05/11/2005.
1 Design of 8- Bit ALU Neelam Chaudhari Archana Mulukutla Namita Mittal Madhumita Sanyal Advisor : Dr. David Parent Date : May 8, 2006.
1 ACS Unit of Viterbi Decoder Audy,Garrick Ng, Ichang Wu, Wen-Jiun Yong Advisor: Dave Parent Spring 2005.
1 DESIGN OF 4-BIT ALU Fairchild Semiconductor DM74LS181 Prashanth Kommuri Akram Khan Gopinath Akkinepally Advisor: Dr. David W. Parent 5 December 2005.
1 4 Bit ALU with Carry Look Ahead Generator Piyu Singh Dhaker Kedar Bhatawadekar Nikhat Baig Advisor: Dave Parent DATE:12/05/05.
1 Farhan Mohamed Ali (W2-1) Jigar Vora (W2-2) Sonali Kapoor (W2-3) Avni Jhunjhunwala (W2-4) Presentation 5 MAD MAC nd February, 2006 Top Level Integration.
1 64-Bit AND Gate Phong Nguyen Steve Turner Harpreet Dhillon Mahrang Saeed Advisor: Dave Parent 5/8/06.
1 5-bit Flash Encoder Nam Van Do, Dave Flores, Shawn Smith Advisor: Dr. David Parent December 6, 2004.
1 8-Bit Binary-to-Gray Code Converter Mike Wong Scott Echols Advisor: Dave Parent May 11, 2005.
SADDAPALLI RUDRA ABHISHEK
Advisor: Prof. David W. Parent Presentation Date: 12/05/05
4-bit ALU Yamei Li, Yuping Liang Hua Qu, James Hsu
1 4-Bit ALU Chun-Wai Lee Shiela Valenciano Advisor: Dr. David Parent 12/05/05.
Encryption Transaction with 3DES Team W2 Yervant Dermenjian (W21) Taewan Kim (W22) Evan Mengstab(W23) Xiaochun Zhu(W24) Objective: To implement a secure.
1 Design of 4-bit ALU Swathi Dasoju Mahitha Venigalla Advisor: David W.Parent 6 th December 2004.
1 8 Bit Gray Code Converter Rasha Shaba Hala Shaba Kai Homidi Advisor: David Parent DATE 12/06/04.
FUNCTIONAL OVERVIEW Design a synchronous 4-bit up and down counter Operates at 25MHz on the positive edge of the clock Designed to drive a 10pF capacitive.
1 DESIGN OF 8-BIT ALU Vijigish Lella Harish Gogineni Bangar Raju Singaraju Advisor: Dr. David W. Parent 8 May 2006.
1 4 BIT Arithmetic Logic Unit (ALU) Branson Ngo Vincent Lam Mili Daftary Bhavin Khatri Advisor: Dave Parent DATE: 05/17/04.
4 Bit Arithmetic Logic Unit Presented by Ipsita Praharaj, Shalaka Ghawate Advisor: Dr. David Parent Date:05/11/04.
Random Number Generator Dmitriy Solmonov W1-1 David Levitt W1-2 Jesse Guss W1-3 Sirisha Pillalamarri W1-4 Matt Russo W1-5 Design Manager – Thiago Hersan.
EE166 Project Frequency Dividers. Group Members Hengky Chandrahalim Toai Nguyen Mike Tjuatja.
1 5 bit binary to 1 of 32 select decoder (to be used in 5 bit DAC) Dan Brisco, Steve Corriveau Advisor: Dave Parent 14 May 2004.
1 8 Bit ALU EE 166 Design Project San Jose State University Roger Flores Brian Silva Chris Tran Harizo Yawary Advisor: Dr. Parent May 2006.
8-Bit Gray Code Converter
1 ACS Unit for a Viterbi Decoder Garrick Ng, Audelio Serrato, Ichang Wu, Wen-Jiun Yong Advisor: Professor David Parent EE166, Spring 2005.
1 5-bit Decimation Filter Loretta Chui, Xiao Zhuang Hock Cheah, Gita Kazemi Advisor: David Parent December 6, 2004.
1 8 Bit ALU Rahul Vyas Gyanesh Chhipa Jaimin Shah Advisor: Dr. David W. Parent 05/08/2006.
1 4 BIT Arithmatic and Logic Unit (Fairchild DM74LS181) Kunjal Shah Radha Dharmana Rutu Pandya Vennela Patchala. Advisor: Dr. David, Parent December 5,
1 Error Detecting Adder Yugandhar Asmath Saikiran Vodela Pavan Polum Puneet Shrivastava Advisor: Dr. David W Parent 8 th May 2006.
4 BIT Arithmetic And Logic Unit (ALU) Philips 74HC/HCT181 Brijesh Chavda Meet Aghera Mrugesh Chandarana Sandip Patel Adviser David Parent Date: 12/03/05.
Combinational Logic Design
Overview Part 1 – Design Procedure 3-1 Design Procedure
ASCII & Gray Codes.
1 Four-Bit Serial Adder By Huong Ho, Long Nguyen, Lin-Kai Yang Ins: Dr. David Parent Date: May 17 th, 2004.
Charles Kime & Thomas Kaminski © 2004 Pearson Education, Inc. Terms of Use (Hyperlinks are active in View Show mode) Terms of Use Lecture 12 – Design Procedure.
Synchronous Counters ET 5. Thinking back In the past we have seen that asynchronous counters can be used to count binary in the order that we have filled.
Designing of a D Flip-Flop Final Project ECE 491.
7-6 단일 레지스터에서 Microoperation Multiplexer-Based Transfer  Register 가 서로 다른 시간에 둘 이상의 source 에서 data 를 받을 경우 If (K1=1) then (R0 ←R1) else if (K2=1) then.
1 Inverter Layout. 2 TX Gate: Layout VDD VSS VO Vi C CCC For data path structure P+ N+
ACCESS IC LAB Graduate Institute of Electronics Engineering, NTU Final project Speaker:Aeag ( 柯鴻洋 ) Advisor: Prof. Andy Wu 2003/05/29.
Design of 4-bit ALU.
16 Bit Logarithmic Converter Tinghao Liang and Sara Nadeau.
Digital Block Design & Layout Logic gate (3INPUT NAND GATE) 구자연.
ECE 3130 Digital Electronics and Design
4 BIT Arithmetic Logic Unit (ALU)
ECE 3130 Digital Electronics and Design
Full Custom Associative Memory Core
EE 597G/CSE 578A Final Project
Design of an 8 Bit Barrel Shifter
Presentation transcript:

8 Bits Gray Code Converter By: Dawei Kou Flora Wu Linda Htay

Specification 8 bits Gray Code Converter converts regular binary number to Gray code number Clock frequency = 200 MHz Power < No Metal 2

Design Method 3 bits and 4 bits Gray Code Converter by K-map Verify 8 bits input and 8 bits output in excel Design XOR and DFF

XOR Schematic

XOR Layout

XOR LVS

XOR Post Extracted Simulation

Time Delay

Nand Schematic

Nand Layout

Nand LVS Report

Nand Post Extracted Stimulation

DFF Schematic

DFF Layout

DFF LVS Report

DFF Post Extracted Stimulation

Gray Code Converter Schematic DFFXOR

Gray Code Converter Cell DFF XOR

Gray Code Converter Layout

Gray Code Converter LVS

Post Extracted Simulation, Input

Post Extracted Simulation, Output

Conclusion 8 bits Gray Code Converter Clock frequency = 200 MHz Power = Total Area = 103 * 470 um 2 No Metal 2