Reliability Analysis of Flexible Electronics: Case Study of Hydrogenated Amorphous Silicon (a-Si:H) TFT Scan Driver Tsung-Ching (Jim) Huang Tim Cheng Feb.

Slides:



Advertisements
Similar presentations
Variation Aware Gate Delay Models Dinesh Ganesan.
Advertisements

Circuit Modeling of Non-volatile Memory Devices
Physical structure of a n-channel device:
Applied Market Intelligence Mobile Displays - Market and Technology Trends Vinita Jakhanwal Principal Analyst.
CH. 3 Solar Cell Basic III: Principle Organic Materials for Electronics and Photonics II.
COST Action MP0805 Meeting, Istanbul, April 12-13, 2010 University of Nottingham, UK Effects of Hydrogen Irradiation on Deep Levels in MBE Grown Dilute.
Modeling and Simulation for Power Electronics and Electrical Drives dr. ir. P.J. van Duijsen Simulation Research Haus der Technik, München, 2003.
Twin Logic Gates – Improved Logic Reliability by Redundancy concerning Gate Oxide Breakdown Hagen Sämrow, Claas Cornelius, Frank Sill, Andreas Tockhorn,
Robust Low Power VLSI ECE 7502 S2015 Burn-in/Stress Test for Reliability: Reducing burn-in time through high-voltage stress test and Weibull statistical.
Charge-Based Biosensor Using Carbon Nanotube Transistors Array Presenter: Jui-Ping Chiang.
Design for Printability From Device to Circuit for Flexible Electronics Tsung-Ching (Jim) Huang Tim Cheng February 10th 2007.
Photoluminescence of Amorphous Silicon. Overview l Amorphous Silicon l The Problem l Photoluminescence l Conclusion.
Microwave Interference Effects on Device,
Degradation Effects in A-Si:H Thin Film Transistors and Their Impact on Circuit Performance D.R. Allee, L.T. Clark, R. Shringarpure, S.M. Venugopal, Z.P.
Noise and Delay Uncertainty Studies for Coupled RC Interconnects Andrew B. Kahng, Sudhakar Muddu † and Devendra Vidhani ‡ UCLA Computer Science Department,
Orit Skorka and Dileepan Joseph University of Alberta, Canada Reducing Crosstalk in Vertically- Integrated CMOS Image Sensors.
Introduction to display technologies Jean-Michel Lechevallier.
EE415 VLSI Design The Devices: Diode [Adapted from Rabaey’s Digital Integrated Circuits, ©2002, J. Rabaey et al.]
DC/DC Converter with Transparent Electronics for application on Photovoltaic Panels Romano Torres 19th July Supervisor: Vitor Grade Tavares Second.
ECE 342 Electronic Circuits 2. MOS Transistors
Organic Electronics Yousof Mortazavi VLSI Course Presentation December 2004.
Organic Semiconductor and its applications
TRAPPISTE Tracking Particles for Physics Instrumentation in SOI Technology Prof. Eduardo Cortina, Lawrence Soung Yee Institut de recherche en mathématique.
MURI Total Ionizing Dose Effects in Bulk Technologies and Devices Hugh Barnaby, Jie Chen, Ivan Sanchez Department of Electrical Engineering Ira A. Fulton.
Technologies for integrating high- mobility compound semiconductors on silicon for advanced CMOS VLSI Han Yu ELEC5070.
A 30-GS/sec Track and Hold Amplifier in 0.13-µm CMOS Technology
Total Dose Effects on Devices and Circuits - Principles and Limits of Ground Evaluation-
POLYMER LED Presented By UMAKANTA MOHAPATRO ROLL # EI
EXAMPLE 6.1 OBJECTIVE Fp = 0.288 V
20/03/2003 Impact of Carbon on short channel behavior in deep submicronic N MOSFET’s 4 th European Workshop on Ultimate Integration of Silicon Impact of.
Presented By : LAHSAINI Achraf & MAKARA Felipe.  Introduction  Difficult Challenges : > Difficult Challenges between 2013 – 2020 > Difficult Challenges.
Parameters Identification of Embedded PTAT Temperature Sensors for CMOS Circuits MIXDES '07. 14th International Conference on Mixed Design of Integrated.
Measurement of Integrated PA-to-LNA Isolation on Si CMOS Chip Ryo Minami , JeeYoung Hong , Kenichi Okada , and Akira Matsuzawa Tokyo Institute of Technology,
Process Monitor/TID Characterization Valencia M. Joyner.
A Power Grid Analysis and Verification Tool Based on a Statistical Prediction Engine M.K. Tsiampas, D. Bountas, P. Merakos, N.E. Evmorfopoulos, S. Bantas.
Organic Electronics Presented By: Mehrdad Najibi Class Presentation for Advanced VLSI Course.
Low-Power H.264 Video Compression Architecture for Mobile Communication Student: Tai-Jung Huang Advisor: Jar-Ferr Yang Teacher: Jenn-Jier Lien.
Robust Low Power VLSI ECE 7502 S2015 Minimum Supply Voltage and Very- Low-Voltage Testing ECE 7502 Class Discussion Elena Weinberg Thursday, April 16,
On-Chip Reliability Monitor for Measuring Frequency Degradation of Digital Circuits Department of Electrical and Computer Engineering By Han Lin Jiun-Yi.
Performance limits of a 55  m pixel CdTe detector G.Pellegrini, M. Lozano, R. Martinez, M. Ullan Centro Nacional de Microelectronica, Barcelona, 08193,
Trento, Feb.28, 2005 Workshop on p-type detectors 1 Comprehensive Radiation Damage Modeling of Silicon Detectors Petasecca M. 1,3, Moscatelli F. 1,2,3,
1 Chapter 5. Metal Oxide Silicon Field-Effect Transistors (MOSFETs)
Lecture 18 OUTLINE The MOS Capacitor (cont’d) – Effect of oxide charges – V T adjustment – Poly-Si gate depletion effect Reading: Pierret ; Hu.
Roll-to-Roll Fabrication Technology for Organic Semiconductors Jae Young Choi Nov. 13, 2007.
Power Integrity Test and Verification CK Cheng UC San Diego 1.
SIAM M. Despeisse / 29 th January Toward a Gigatracker Front-end - Performance of the NINO LCO and HCO Matthieu Despeisse F. Osmic, S. Tiuraniemi,
Coupling and Cross-talk Analysis in High Speed Interconnects
PowerMixer IP : IP-Level Power Modeling for Processors Shan-Chien Fang 1 Jia-Lu Liao 2 Chen-Wei Hsu 2 Chia-Chien Weng 2 Shi-Yu Huang 2 Wen-Tsan Hsieh 3.
The effect of surface roughness
CONTENTS: 1.Abstract. 2.Objective. 3.Block diagram. 4.Methodology. 5.Advantages and Disadvantages. 6.Applications. 7.Conclusion.
R&D Plan in FY2003 Vertex Detector Subgroup Y. Sugimoto 11 Apr
Ljubljiana, 29/02/2012 G.-F. Dalla Betta Surface effects in double-sided silicon 3D sensors fabricated at FBK at FBK Gian-Franco Dalla Betta a, M. Povoli.
OVONIC UNIFIED MEMORY Submitted by Submitted by Kirthi K Raman Kirthi K Raman 4PA06EC044 4PA06EC044 Under the guidance of Under the guidance of Prof. John.
T.-C. Jim Huang1 and K.-T. Tim Cheng2
Celso Figueiredo26/10/2015 Characterization and optimization of silicon sensors for intense radiation fields Traineeship project within the PH-DT-DD section.
Use of Data Analysis and TCAD Simulations to Understand the Characteristics and Reliability of High Voltage MOS Transistors Jone F. Chen Department of.
Lecture 14 OUTLINE pn Junction Diodes (cont’d)
Design For Manufacturability in Nanometer Era
June 13, MURI Annual Review X. J. Zhou, et al 1 Effects of Switched-Bias Annealing on Charge Trapping in HfO 2 high-  Gate Dielectrics X. J.
1/21 Flat Panel Display System Lab. C.L. Wu Speaker: Chi-Lin Wu ( 吳其霖 ) Advisor: Prof. Han-Ping D. Shieh Department of Photonics and Display Institute,
M. Atef, Hong Chen, and H. Zimmermann Vienna University of Technology
SENSITIVE SKIN. OUTLINE INTRODUCTION SKIN MATERIALS DEVICES SIGNAL PROCESSING ADVANTAGES DISADVANTAGES APPLICATION CONCLUSION.
High Gain Transimpedance Amplifier with Current Mirror Load By: Mohamed Atef Electrical Engineering Department Assiut University Assiut, Egypt.
Introduction Thin films of hydrogenated amorphous silicon (a-Si:H) are used widely in electronic, opto-electronic and photovoltaic devices such as thin.
2014 Spring ASIC/SOC Design
MIT Amorphous Materials 11: Amorphous Silicon Macroelectronics
Condition Monitoring for Power Electronics Reliability (COMPERE)
Unintrusive Aging Analysis based on Offline Learning
EV Battery A Perspective from the OEM
MOS-AK Chengdu Compact Modeling Workshop, June 21-22, 2019
Presentation transcript:

Reliability Analysis of Flexible Electronics: Case Study of Hydrogenated Amorphous Silicon (a-Si:H) TFT Scan Driver Tsung-Ching (Jim) Huang Tim Cheng Feb. 10th 2007

2 Outline Introduction Motivation: Why a-Si:H TFT scan driver Reliability of a-Si:H TFT circuits  Electrical degradation and self-recovery Reliability Analysis for Flexible Electronics Device degradation model Reliability simulation Conclusion

3 Why A-Si:H TFT Scan Driver Type of TFTSingle-CrystalPoly- SiA-Si:HOrganic Proc. Temp.1000 ºC450 ºC200 ºC< 100 ºC Mobility270 cm 2 /Vs250 cm 2 /Vs1 cm 2 /Vs0.5 cm 2 /Vs Cost/AreaHigh MediumLow MaturityHighMediumHighLow Flex. Sub.Transfer Direct Degrade.N/AElectrical Elec./Chem. Samsung Gen VII display line will produce an area of active electronics equal to ~ 10% of total worldwide IC area per year 60, mm X 2200 mm panel/month Scan driver is used to generate scanning signal to drive TFTs Ref: Samsung; T.N. Jackson, Penn State Univ.

4 Reliability Concern of A-Si:H TFT Ref: C.-S. Chiang et al, Jap. J. Applied Physics, 1998; AUO Taiwan Prolonged bias-stress to a-Si:H TFTs will induce electrical degradation which causes threshold voltage (V TH ) shift Electrical degradation is attributed to bias- induced dangling bonds Charge trapping in the SiNx layer and point defect creation in the a-Si:H layer are the major mechanisms

5 Outline Introduction Motivation: Why a-Si:H TFT scan driver Reliability of a-Si:H TFT circuits  Electrical degradation and self-recovery Reliability Analysis for Flexible Electronics Device degradation model Reliability simulation Conclusion

6 Electrical Degradation Model V TH degradation Pulsed-bias V GS DC-bias V GS Pulsed-bias V GS + pulsed-biased V DS V TH recovery Reverse pulsed-bias V GS

7 Methodology for Reliability Simulation SPICE-level circuit simulation High accuracy Compatible with RPI TFT- model Compatible with Verilog-a behavioral model Comprehensive model parameters Iterative reliability simulation Incrementally change model parameters to mimic physical degradation process High-accuracy with measured device degradation model parameters under various conditions Simulation time reduction Auto-regressive invariant moving average (ARIMA) model

8 Case Study: A-Si:H TFT Scan Driver A-Si:H TFT scan driver integrated with the LCD pixel circuits on the glass substrate Save the cost of wire bonding and packaging Eliminate the need for driver ICs Compatible with low-temperature process for plastic substrates Device degradation depends on its bias-stress Degradation profile for each TFT can be obtained by analyzing its bias-stress Reliability simulation can predict circuit lifetime based on bias-stress analysis

9 Comparison of Simulation and Measurement Results Fig. 1. Before DegradationFig. 2 After Degradation (33,000s, 85 ºC) Reliability simulation tool provides a fast and yet accurate way of estimating circuit reliability with a-Si:H TFTs No physical layout information is required SPICE-compatible Device degradation model and input pattern are needed Simulation Measured

10 Conclusion Flexible electronics are emerging Future trend in consumer electronics Potential applications includes:  E-paper, flexible display  RFID tags, Implantable IDtags  Ubiquitous sensor arrays & rollable solar cells Reliability analysis is essential Electrical degradation is severe vs. CMOS Robust circuit design and architecture is critical Our reliability simulation tool shows: Predicting circuit reliability is possible with high accuracy within reasonable simulation time

11 Q & A Thank you for your attention !!