Block Diagram.

Slides:



Advertisements
Similar presentations
StackPC Stackable Computers
Advertisements

LWG2 Power Sequence Introduce
Intel Platform-Calpella Introduction
2012 Component Training Ivy Platform Series
2012 EU ALSA Training M5A99 Series
2012 EU ALSA Training F1A75, A55 Series
SOM-4463 B1 Sales Kit Intel® Luna Pier Refresh (N455 & D525) ETX Module Gina.Hsiao PM, ECG June, 2011.
SOM-5890 Sales Kit Intel® 2 nd Generation Core TM i COM-Express CPU Module EmCore / SOM James Wang Feb. 20, 2011.
Warm Touch Product Introduction
DM3D/L Training course by Nick Lai.
1Presentation Title Barbados Power Sequence EE team member: Jack CH Chang, Jia Chuang, Paul Hsu EE Lead:Vernon Ho.
1Presentation Title Revised : N50D00/Rock Lin Instructed : N50D10/Jim C Chen DK1 Power Presentation.
1 Making by ReDo. 2 1.Mechanical Mouse Scroll / Ball 2.Optical Mouse 3.Laser Mouse.
 Model: ASUS SABERTOOTH Z77 Intel Series 7 Motherboard – ATX, Socket H2 (LGA115), Intel Z77 Express, 1866MHz DDR3, SATA III (6Gb/s), RAID, 8-CH Audio,
Build A Computer September 13, 2004 Frederick Munro Infotech 11.
Overview of Intel Architecture Intel SSG/SSD/UEFI.
Notebook Power System Introduction & Troubleshooting
By Wistron New Project Proposal Dellen – 15.4”W TravelMate  Yaoren Chang  1/12/2007.
Mother Board MOTHER BOARD Holds CPU, memory, PCI bays, etc.
NBG1 Training Course FM8(Hanks) product feature analysis
FRAME STRUCTURE Sephiroth Kwon GRMA
nForce 500 Series Chipset nForce 500 Series nForce 590 SLI
COPYRIGHT(C) POSBANK CO., LTD. ALL RIGHTS RESERVED. Rev. E002.
Embedded Sales Meeting COM Express Carrier. COM Express Carrier Card What is it? –Two PMC slot or two XMC slot on the top side of the board and one COM.
Voltage Sephiroth Kwon GRMA
Computer Hardware Mr. Richard Orr Technology Teacher Bednarcik Jr. High School.
Organization of a computer: The motherboard and its components.
Exercise 2 The Motherboard
PR-DLSR Motherboard Training for TSD & RMA engineers
2012 EU ALSA Training P9X79 SERIES
SOM-DB5800 Sales Kit COM-Express R2.0 Type 6/10 Pin-out Development Board James.Wang PM, ECG May, 2011.
PR-DLS Motherboard Training for TSD & RMA engineers.
OLAN Power Budget (DIS)
Hyper Transport (HT3.0) 2.6GHz(CPU頻率)*2(上下觸發)*2(雙向)*32bit(16bit up +16bit down)/8=41.6GB/s 200MHz(基頻)*2(兩組CLK)*2(上下觸發)=800MHz 800MHz*64bit(64根Data,1根1bit)/8=6400MB/s=6.4GB/s.
CLOCK Sephiroth Kwon GRMA
COLUMBIA Circuit Review Outline  Block diagram  Power on and reset sequence  Power block diagram  Power budget block diagram  SMI/SCI/SWI Interface.
Confidential C7Z87-OCE key selling points New Haswell 4th generation CPU support Onboard predefined over clock hot buttons (OC1: 15% boost, OC2: 23% boost,
Copyright © 2007 Heathkit Company, Inc. All Rights Reserved PC Fundamentals Presentation 30 – PC Architecture.
CLK_PCIE_PEG# (100 MHz) CLK_PCIE_PEG (100 MHz) CLK_ICH14 (14 MHz) CLK_MCH_BCLK# (133 MHz) TaiShan II Clock Block Diagram CPU GMCH Calistoga CLK_CPU_BCLK.
Copyright © 2007 Heathkit Company, Inc. All Rights Reserved PC Fundamentals Presentation 3 – The Motherboard.
Mother Board Advanced Maintenance Methods
Josh Ruggiero CSE 420 – April 23 rd  MCH – Memory Controller Hub  Bridges connection from CPU to RAM and Video Bus (AGP/PCI-X)  Connects to South.
| © 2007 LenovoLenovo Confidential IdeaPad Y510 - Hardware Features -
Hardware Devices Mainboard CPU RAM PSU (Case) Hardware Devices Monitor VGA Card HDD Keyboard Mouse.
SMSC KBC1100 Keyboard / System Management Controller January 04,2005.
W37 Power ON/RESET Sequence(Adapter IN)
$ 1000 COMPUTER. EVGA 132-CK-NF79-A1 NVIDIA nForce 790i Ultra SLI Socket 775 ATX MB w/RAID, 3-Way SLI, DDR3 & Core 2 Extreme Support Supports up to 8.
1 Prepared By : PE/TQ Zhao 2007/02/23 KS-Note 3 System Power Sequence.
Acer America Motherboards Fred Smith. Acer America Acer Inc is a Taiwanese multinational hardware and electronics corporation headquartered in Xizhi,
Instructor: Chapter 2: The System Unit. Learning Objectives: Recognize how data is processed Understand processors Understand memory types and functions.
2012 EU ALSA Training P8P67 Series
Power On Sequence Sephiroth Kwon GRMA
STM32 및 개발보드 소개 Jang Hyunsung Embedded Systems Lab. Dept. of CSE, PNU
Wind Top AE2712 Selling Points The Wind Top AE2712: An Impressively Large Screen Wind Top AE2712 is MSI’s first 27” large-screen AIO model,
Several parts of a computer. The Mother Board CPUSMPSRAM Hard Disk Drive (HDD) Floppy Disk Drive (FDD) CD ROM Drive CD Writer AGP Card LAN Card.
Essential Connectivity
Pro 24 6NC Selling Points All-in-One, One for All.
System Architecture block diagram
The permanent memory of a computer
Personal Computers A Research and Reverse Engineering
Revision Change History:
All-in-one HP Desktops
Special Promo DELL BUSINESS PCS AND MONITORS Retail File
بسم الله الرحمن الرحیم.
Products' warranty is the warranty given by the manufacturer.
המחשב הנייד ערך והכין: אלי סומר.
Introduction of Platform LAB-8902
EVGA nForce™ 790i Ultra SLI
Memory in PC By Tien-Hsiang Lo.
M88 Schematic training materials
Presentation transcript:

Block Diagram

Volvi2 Clock Block Diagram Crystal 14.31818MHz CPU X1/X2 CLK_CPU_BCLK (166 MHz) CPUT0 BCLK0 KBC WPC8763L PCLK_KBC (33 MHz) CPUC0 CLK_CPU_BCLK# (166 MHz) BCLK1 Crystal 32.768KHz PCI4 FWH PCLK_FWH (33 MHz) PCI3 CPUT1_F CLK_MCH_BCLK (166 MHz) HPLL_CLK Crestline CPUC1_F CLK_MCH_BCLK# (166 MHz) HPLL_CLK# SRCT3 CLK_MCH_3GPLL (100 MHz) PEG_CLK SRCC3 CLK_MCH_3GPLL# (100 MHz) CLK_PCIE_LAN SRCT8 PEG_CLK# LAN 10/100 Marvell 88E8039 (100 MHz) SRCT0/DOTT_96 DREFCLK (96 MHz) DPLL_REF_CLK Crystal 25MHz SRCC0/DOTC_96 DREFCLK# (96 MHz) DPLL_REF_CLK# CLK_PCIE_LAN# SRCC8 SRCT7 DREFSSCLK (100 MHz) DPLL_REF_SSCLK (100 MHz) SRCC7 DREFSSCLK# (100 MHz) DPLL_REF_SSCLK# CLK_PCIE_MINI1 SRCT4 MINI CARD KEDRON a/b/g/n (100 MHz) CLK_PCIE_MINI1# REF0 SRCC4 (100 MHz) CLK_PCIE_SATA SRCT2 M_CLK_DDR0/# M_CLK_DDR1/# M_CLK_DDR2/# M_CLK_DDR3/# SATA (100 MHz) CLK_PCIE_SATA# ICH8-M SRCC2 CLK_ICH14 (14.318 MHz) (100 MHz) CLK14 DDR2 NORMAL TYPE DDR2 NORMAL TYPE USB_48MHz/FSLA CLK48_ICH (48 MHz) CLK48 PCI_F5/ITP_EN CLK_ICHPCI (33 MHz) PCICLK CLK_PCIE_NEW SRCT1 CODEC ALC268 NEW CARD ACZ_BITCLK (100 MHz) CLK_PCIE_ICH (100 MHz) CLK_PCIE_NEW# SRCT6 DMI_CLKN SRCC1 (100 MHz) CLKGEN SRCC6 CLK_PCIE_ICH# (100 MHz) DMI_CLKP MDC X1/X2 ICS9LPR502 AC_BTCLK_MDC RTC 32.768kHz

Volvi2 Power ON/RESET Sequence 4 5 5V_AUX_S5 3D3V_AUX_S5 DDR_VREF_S3 DDR_VREF_S0 AD+ DCBATOUT -6 -5 -4 -3 PM_SLP_S4# 1D8V_S3 Adapter In G909 TPS51100 MAX8744 -1 S5 S3 -7 S5_ENABLE -1 PM_SLP_S3# 4 5 5 -2 5V_S5 3D3V_S5 3D3V_AUX_S5 1D8V_S3 1D05V_S0 1D5V_S0 3D3V_S5 PG1 1D8V_S3 10ms after VCCSUS1_05 TPS51124 APL5915 5 RSMRST#_KBC KBC WPC8763L RSMRST#_ PG2 EN1 EN2 1D8V_S3 PM_PWRBTN# 1D8V_S0 2 KBC_PWRBTN# PM_SLP_S3# PM_SLP_S4# 6 1D25V_S0 5 S5_ENABLE 1 3D3V_S0 3D3V_S5 -2 DCBATOUT APL5913 1D8V_S0 7 5V_S0 PM_SLP_S3# 5 5V_S5 CPUCORE_ON 3 4 PM_SLP_S4# PM_SLP_S3# 2 SLP_S4# SLP_S3# RSMRST# PM_PWRBTN# REGISTER(BTCRL.SBR) PWRBTN# 0:RELEASE PCIRST# 5V_S0 RTC_AUX_S5 VCCRTC 1:RESET PLT_RST1# 11 ICH8-M 10ms after VCCSUS1_05 TP PLTRST# VCCSUS1_05 HDDDRV#_5 18ms after VCCRTC RTC_AUX_S5 CD ROM RTCRST# RTC VRMPWRGD CK_PWRGD WINDBOND PWROK CPUPWRGD 9 WPC8768L 5V_S0 PWROK H_PWRGD NEWCARD 3ms after VGATE_PWRGD 99ms after 1D05V_S0 RESET# MINICARD 3D3V_S0 G792 LAN VCC_CORE_S0 12 GOLDFINGER 7 8 VGATE_PWRGD 10 Crestline RSTIN# CPUCORE_ON SHDN# PWRGD MAX8770 CLK_PWRGD PWROK H_CPURST# PWRGOOD Merom 13 H_CPURST# CK_PWRGD RESET# CLK ICS9LPR502

Volvi2 Power ON Sequence

Power Budget Block Diagram DDRII 1D8V_S3(5000mA) DDR_VREF__S0(1.2A) BIOS ROM 30mA KBC Winbond WPC8763L 3D3V_AUX_S5(170mA) KBC EV BD USB*3 1500mA MDC 40mA Marvell 88E8039 LAN 3D3V_LAN_S5(500mA) 710mA 1D25V_S0 1D25V_S0 1200mA DDR_VREF_S0 DDR_VREF_S0 47000mA VCC_CORE_S0 VCC_CORE_S0 1D05V_S0 17204mA 1D05V_S0 1D8V_S3 8598mA 1D8V_S3 2660mA 1D5V_S0 1D5V_S0 3D3V_S5 907mA 3D3V_S5 50mA 5V_AUX_S5 5V_AUX_S5 1510mA 5V_S5 5V_S5 200mA 3D3V_AUX_S5 3D3V_AUX_S5 ICH8M 1D05V_S0 (Core/I/O) (1131mA) 1D5V_S0 (Azalia/PATA/PCI/PCIE/DMI/ SATA/LPC/USB) (2400mA) 3D3V_S0 (LAN/SPI) (400mA) 3D3V_S5 (SUS) ( 277mA) 5V_S5 (SUS) (10mA) 5V_S0 (USB/PATA/PCI) (6mA) Crestline 1D05V_S0 (CORE+GFX) (11310mA)(11573mA) 1D25V_S0 (PLL/DMI)(710mA) 1D5V_S0(TV/CRT) (130mA) 1D8V_S3 (DDRIO/LVDSIO) (3598mA) 3D3V_S0 (TVDAC/CRT Sync/IO/Bandgap) (316mA ) Merom VCC_CORE_S0 (CORE) (47A) 1D05V_S0 (FSB VCCP) (4.5A) 1D5V_VCCA_S0 (PLL) (130mA) 3645 mA 3D3V_S0 LCD 400mA CLK GEN ICS 9LPRS502 220mA Mini card 802.11/BT 660mA LPCROM 6mA CODEC 3.3V(35mA) 5V(55mA) Express CARD 1000mA AMP 1410 408mA 5331 mA 5V_S0 FAN 500mA CRT 500mA HDD 2000mA CD ROM 1500mA AMP 1431 800mA TOUCHPAD 25mA

Volvi2 SMI/SCI/SWI Interface LPC BUS ICH8-M X-Bus KBC WPC8763L FWH ECSCI#_1 ECSCI# GPIO7 PM_SLP_S3# SMI# GPIO8 GPIO01 ECSWI# PWUREQ# GPIO12 AC_Link LID_CLOSE# HDA_SDOUT ACZ_SDATAOUT GPIO07 RSMRST#_KBC AC_IN# GPIO06 GPIO40 RSMRST# PM_PWRBTN# MDC CODEC ALC268 GPIO23 PWRBTN# HDA_SDIN1 ACZ_SDATAIN1 BAT_IN# GPIO12 HDA_SDIN0 GPIO03 3D3V_AUX_S5 ACZ_SDATAIN0 KBC_PWRBTN# VCC_POR# ECRST# Power Switch block RSMRST# G792 THRM/Fan Alert# From S3 state wakeup event: (1) Power Button; (2) WOL ( AC Only ); (3) Embedded Modem ( AC Only ) ;(4) RTC; (5) Lid; (6) Battery Critical

Volvi2 Audio Block Diagram KBC_BEEP KBC WPC8763L ICH8-M ACZ_SPKR AUDIO_BEEP ● CODEC REALTEK ALC268 PCBEEP INT_MIC1_CN MIC2_R MIC2_L AC97 LINR_IN_R MIC1_R MIC1_L LINL_IN_L Mic-In Audio AMP. G1412R CDR CDL CD-GND H.P. Jack Line Out PHONE Line Out MDC CON. Audio AMP. G1431F 2 Watt 2 Watt

Volvi2 SMB Interface KBC ICH8_M DDR2 DDR2 CLK GEN Thermal WPC8768L 3D3V_S5 5V_S0 3D3V_S0 4D7K 4D7K ICH8_M SMBC_ICH SMBD_ICH 1D8V_S0 1D8V_S0 3D3V_S0 DDR2 DIMM A ID=A0/A1 DDR2 DIMM B ID=A2/A3 CLK GEN ICS 9LPRS502 ID=D2/D3 3D3V_S0 3D3V_S0 5V_S0 10K 3D3V_AUX_S5 Thermal 10K 3D3V_AUX_S5 G792 ID=7A/7B KBC_SCL2 VCC KBC KBC_SDA2 WPC8768L BAT_SCL BAT_SDA 5V_AUX_S5 Battery A ID=16/17

Volvi2 SMB Interface Crestline CRT GMCH LCD GMCH_DDCCLK CLK_DDC1_5 3D3V_S0 3D3V_S0 5V_S0 2.2K 2.2K 10K Crestline GMCH GMCH_DDCCLK CLK_DDC1_5 CRT GMCH_DDCDATA DAT_DDC1_5 CLK_DDC_EDID DAT_DDC_EDID LCD