Uli Schäfer JEM1 In input modules T,S probably mix of φ-bins 5,6 due to routing problems of high-speed LVDS links With current algorithm rounding errors.

Slides:



Advertisements
Similar presentations
Uli Schäfer Trigger Status JEP (JET/ENERGY PROCESSOR) Komponenten JEM0 (JET/ENERGY MODULE) -Hardware -Firmware JEM1 nächste Tests / Termine Production.
Advertisements

Uli Schäfer JEM Status and Test Results Hardware status JEM0 Hardware status JEM1 RAL test results.
Uli Schäfer JEM Status and plans Hardware status JEM0 Hardware status JEM1 Plans.
5th April, 2005JEM FDR1 JEM FDR: Design and Implementation JEP system requirements Architecture Modularity Data Formats Data Flow Challenges : Latency.
Jet algorithm/FPGA and tests by Attila Hidvégi. Content Status of the jet algorithm Status of the jet-FPGA Different kind of tests FIO-scanning Summary.
Jet algorithm/FPGA by Attila Hidvégi. Content Jet algorithm Jet-FPGA – Changes – Results – Analysing the inputs Tests at RAL Summary and Outlook.
Phase-0 Topological Processor Uli Schäfer Johannes Gutenberg-Universität Mainz Uli Schäfer 1.
ATLAS L1 Calorimeter Trigger Upgrade - Uli Schäfer, MZ -
Uli Schäfer 1 BLT – status – plans BLT – backplane and link tester Recent backplane test results Test plans – week June 15.
Phase-0 topological processor Uli Schäfer Johannes Gutenberg-Universität Mainz Uli Schäfer 1.
Level-1 Topology Processor for Phase 0/1 - Hardware Studies and Plans - Uli Schäfer Johannes Gutenberg-Universität Mainz Uli Schäfer 1.
Phase-1 with new JEP Uli Schäfer Johannes Gutenberg-Universität Mainz Uli Schäfer 1.
Phase-1 with new JEP Uli Schäfer Johannes Gutenberg-Universität Mainz Uli Schäfer 1.
Uli Schäfer 1 Mainz L1Calo upgrade activities news – BLT hardware/firmware status.
Uli Schäfer. Electronic Design Software: Status / Requirements A) Europractice subscription: 200/500/900 €/y for Xilinx donation/full/IC + Maintenance:
Cluster Processor Module : Status, test progress and plan Joint Meeting, Mainz, March 2003.
Uli Schäfer JEM Plans Status (summary) Further standalone tests Sub-slice test programme JEM re-design Slice test.
Uli Schäfer JEM0 Status (summary) 3 JEM0s up and running: JEM0.0 used for standalone tests only (Mainz) JEM0.1 fully qualified module0 JEM0.2 (like JEM0.1.
Uli Schäfer 1 JEM: Status and plans Pre-Production modules Status Plans.
Uli Schäfer 1 JEM PRR Design changes Post-FDR tests FDR issues.
Uli Schäfer JEM0 JEM0 Hardware : overview, history, and status JEM0 Firmware : algorithms, status JEM - The next iteration : many questions, few answers.
Uli Schäfer 1 (Not just) Backplane transmission options.
5th April, 2005JEM FDR1 Energy Sum Algorithm In all stages saturate outputs if input is saturated or arithmetic overflow occurs Operate on 40Mb/s data.
S. Silverstein For ATLAS TDAQ Level-1 Trigger updates for Phase 1.
Uli Schäfer JEM0 hardware history and status JEM - The next iteration : many questions, few answers test plans and time scale.
Uli Schäfer 1 JEM1: Status and plans Hardware status Firmware status Plans.
Uli Schäfer JEM0 (*) JEM0 Hardware : overview, history, and status JEM0 Firmware : algorithms, status JEM – plans and timescale (*) Module0 specifications.
Uli Schäfer 1 JEM: Status and plans Pre-Production modules Status Plans.
Uli Schäfer JEM Status and plans Firmware -Algorithms -Tools -Status Hardware -JEM1 -Status Plans.
Uli Schäfer 1 JEM: Status and plans JEM1.2 Status Test results Plans.
Uli Schäfer 1 (Not just) Backplane transmission options Uli, Sam, Yuri.
JEM input processor stand-alone tests Andrey Belkin Uni Mainz 7th November 2003.
Uli Schäfer 1 JEM1: Status and plans JEM1.1 Status Plans.
5th April, 2005JEM FDR1 JEM FDR: Design and Implementation JEP system requirements Architecture Modularity Data Formats Data Flow Challenges : Latency.
Uli Schäfer 1 CP/JEP backplane test module What’s the maximum data rate into the S-CMM for phase-1 upgrade ?
Uli Schäfer 1 Production modules Status Plans JEM: Status and plans.
Uli Schäfer 1 JEM1: Status and plans Hardware status Firmware status Plans.
ATLAS L1Calo Upgrade1 What data do we put in RTDP? Assume 160 Mbit/s rate from CPMs  24 lines/CPM/CMM at 160 Mbit/s  8 ROIs/CPM/CMM   12 bits / cluster.
Hardware status GOLD Generic Opto Link Demonstrator Uli Schäfer 1.
Uli Schäfer 1 JEM Test Strategies Current plan: no JTAG tests at R&S  initial tests done at MZ Power-up / currents Connectivity tests (JTAG) per (daughter)
Uli Schäfer JEM Status and plans RAL test results Hardware status Firmware Plans.
Uli Schäfer JEM hardware / test JEM0 test programme Mainz standalone RAL sub-slice test JEM re-design Heidelberg slice test.
Uli Schäfer 1 JEM1: Status and plans power Jet Sum R S T U VME CC RM ACE CAN Flash TTC JEM1.0 status JEM1.1 Plans.
Uli Schäfer 1 (Not just) Backplane transmission options.
Uli Schäfer JEM Status and plans Firmware Hardware status JEM1 Plans.
Uli Schäfer 1 JEM: Status and plans Production / commissioning Plans.
Uli Schäfer JEM Status and plans Algorithms Hardware JEM0, JEM1 Tests Plans.
Uli Schäfer 1 Production modules Status Plans JEM: Status and plans.
FEX Uli Schäfer, Mainz 1 L1Calo For more eFEX details see indico.cern.ch/getFile.py/access?contribId=73&sessionId=51&resId=0&materialId=slides&confId=
Status and planning of the CMX Philippe Laurens for the MSU group Level-1 Calorimeter Trigger General Meeting, CERN May 24, 2012.
JEP HW status and FW integration plans Uli Schaefer and Pawel Plucinski Johannes-Gutenberg Universitaet Mainz Stockholm University.
Topology System Uli Schäfer 1 B.Bauß, V.Büscher, W.Ji, U.Schäfer, A.Reiß, E.Simioni, S.Tapprogge, V.Wenzel.
L1Topo-phase0 Uli Schäfer 1. Topo GOLD successfully used to explore technologies and initially verify 6.4Gb/s link integrity over moderate length electrical.
Uli Schäfer 1 JEM Status and plans Hardware -JEM1 -Status Firmware -Algorithms -Status Plans.
Alan Watson ATLAS Overview week, Prague, 17/09/2003 Rx   Calorimeters (LAr, Tile) 0.2x x Mb/s analogue ~75m 0.1x0.1 RoI Builder L1 CTP.
Status and planning of the CMX Wojtek Fedorko for the MSU group TDAQ Week, CERN April , 2012.
S. Rave, U. Schäfer For L1Calo Mainz
Ideas about Tests and Sequencing C.N.P.Gee Rutherford Appleton Laboratory 3rd March 2001.
ATLAS Trigger / current L1Calo Uli Schäfer 1 Jet/Energy module calo µ CTP L1.
SL1Calo Input Signal-Handling Requirements Joint Calorimeter – L1 Trigger Workshop November 2008 Norman Gee.
JFEX Uli Schäfer 1 Mainz. L1Calo Phase-1 System Uli Schäfer 2 CPM JEM CMX Hub L1Topo ROD JMM PPR From Digital Processing System CPM JEM CMX Hub L1Topo.
Jet algorithm and Jet FPGA by Attila Hidvégi. Content Status of the Jet algorithm New design for the Jet FPGA on JEM-1.0 Jet CMM firmware Summary Outlook.
JFEX Uli Schäfer 1 Mainz. L1Calo Phase-1 System Uli Schäfer 2 CPM JEM CMX Hub L1Topo ROD JMM PPR From Digital Processing System CPM JEM CMX Hub L1Topo.
L1Calo Installation Status Murrough Landon, QMUL Level-1 Calorimeter Trigger (University of Birmingham, University of Heidelberg, University of Mainz,
1 Status of Validation Board, Selection Board and L0DU Patrick Robbe, LAL Orsay, 19 Dec 2006.
CMM++ activities at MSU Y. Ermoline et al. Level-1 Calorimeter Trigger Joint Meeting, CERN, 13 – 17 September 2010.
Multi-step Runs – an L1Calo Perspective
ATLAS calorimeter and topological trigger upgrades for Phase 1
Implementation of the Jet Algorithm ATLAS Level-1 Calorimeter Trigger
Commissioning of the ALICE-PHOS trigger
Presentation transcript:

Uli Schäfer JEM1 In input modules T,S probably mix of φ-bins 5,6 due to routing problems of high-speed LVDS links With current algorithm rounding errors will lead to dependency of the response on channel mapping…  Modify algorithm

Uli Schäfer Algorithms (RTDP) Minor modifications to energy sum algorithm due to re-partitioning on JEM1: Receive energies 4×8 ×(e/h) plus overlap (total 88 ch.) Synchronisation, parity, mask Generate jet elements E T =E e +E h, Saturate jet elements at 1 TeV, send to jet 5- bit wide From jet elements calculate E X and E Y by multiplying cosφ, sinφ (accuracy: 10bit E T ×12-bit coefficient -> 12-bit (.25 GeV resolution)) Threshold (E X,E Y ), E T Pre-sum E X, E Y and E T : 12 jet elements (JEM0:4) Truncate to 1GeV resolution Saturate at 4 TeV Send to sum 40Mb/s (JEM0:80Mb/s) : 12&14&14 bit Final summation over 3 partial sums (JEM0:8) Truncate to 1GeV resolution Quad-linear encoding of energies (8 bit, 4 TeV range) Saturation (4TeV) Parity

Uli Schäfer H/W Status & Plans Status MZ / HD joint tests on Dec. 10: Analogue signals successfully sent through PPr and JEM, captured in spy memories. RAL remote JEM/ROD test on Dec. 16 (to be continued). No success so far, G-link /DAV received on ROD though no data sent  After installation of new Cadence release, JEM1 design progressing well. Hope to have the PCB design ready for submission ~Jan. 6/7 PCB and assembly : order out (~16.8 K€) Plans: Continue Mainz tests of energy and integrated (J/E) algorithms. Jitter tests / track down G-link problems another RAL test ~ Jan 13 –ROD Set up stand-alone test bench for input processors (  Andrey) to have well-tested daughter modules when JEM1 arrives Keep JEM0s up and running through first stage of slice test