Answer to exercises(3) P185, 3.11 (a) Circuit diagram C B V DD Z Q6Q6 Q4Q4 Q1Q1 Q3Q3 Q5Q5 A Q2Q2 A B C Q1 Q2 Q3 Q4 Q5 Q6 Z L L L off on off on off on 1.

Slides:

Advertisements

Similar presentations

CMOS Logic Circuits.

Advertisements

ISLAMIC UNIVERSITY OF GAZA Faculty of Engineering Computer Engineering Department EELE3321: Digital Electronics Course Asst. Prof. Mohammed Alhanjouri.

CMOS gates Electrical characteristics and timing TTL gates

Determine the truth value of each of the following, respectively: -1  [-2, 2], -1  {-2, 2}, -1  (-2, 2) (1) T T T (2) T F T (3) T T F (4) T F F (5)

3.4 Bipolar Logic 1. Diode Logic

Sequential Logic Design

Digital Design: Chapters Chapter 1. Introduction Digital Design - Logic Design? Analog versus Digital Once-analog now goes digital –Still pictures.

Week 9b, Slide 1EECS42, Spring 2005Prof. White Week 9b OUTLINE Digital logic functions NMOS logic gates The CMOS inverter Reading Rabaey et al.: Section.

EE365 Adv. Digital Circuit Design Clarkson University Lecture #4

Sequential Logic Design

EE365 Adv. Digital Circuit Design Clarkson University Lecture #5

Digital Circuit Why Digital Circuit? – Digital signals ( 0 and 1) are very easy to handle with electronic circuits only 2 states needed: Switch ON or OFF,

3.3 CMOS Logic 1. CMOS Logic Levels NextReturn Logic levels for typical CMOS Logic circuits. Logic 1 (HIGH) Logic 0 (LOW) Undefined Logic level 5.0V 3.5V.

Digital Circuits. Analog and Digital Signals Noise margins in Logic Circuits VMVM.

ECE 331 – Digital System Design Electrical Characteristics of Logic Gates, Circuit Design Considerations, and Programmable Logic Devices.

ECE 447 Fall 2009 Lecture 6: TI MSP430 IO Interfacing.

ECE 447: Lecture 6 Input/Output Interfacing LEDs, Button Switches & Port Multiplexing.

EET 252 Unit 2 Integrated Circuit Technologies

Digital logic families

EE 261 – Introduction to Logic Circuits

EET 1131 Unit 9 Logic Families

CSET 4650 Field Programmable Logic Devices Dan Solarek Logic Families Introduction & Overview.

Digital Devices. Implementing logic circuits Shorthand notation Electrical characteristics.

ECE 353 Introduction to Microprocessor Systems Michael G. Morrow, P.E. Week 8.

INTEGRATED CIRCUIT LOGIC FAMILY

CH111 Chapter 11 CMOS and TTL Circuits By Taweesak Reungpeerakul.

Topic 4: Digital Circuits

Classification of Digital Circuits

Digital Logic Families PHYS3360/AEP3630 Lecture 26 1.

Topic 4: Digital Circuits

Digital Design: Principles and Practices

Contemporary Logic Design Multi-Level Logic © R.H. Katz Transparency No. 5-1 Chapter # 2: Two-Level Combinational Logic Section Practical Matters.

LOGIC GATES Logic generally has only 2 states, ON or OFF, represented by 1 or 0. Logic gates react to inputs in certain ways. Symbol for AND gate INPUT.

ECE 353 Introduction to Microprocessor Systems Michael G. Morrow, P.E. Week 8.

CMOS DYNAMIC LOGIC DESIGN

Electrical Characteristics Practice Problems 1 Last Mod January 2008  Paul R. Godin with Solutions.

Copyright 2013, 2010, 2007, Pearson, Education, Inc. Section 3.7 Switching Circuits.

ECE 331 – Digital System Design Constraints in Logic Circuit Design (Lecture #13) The slides included herein were taken from the materials accompanying.

4. TTL = Transistor-Transistor Logic. Uses bipolar transistors and diodes IN1IN2OUT LLL LHL HLL HHH Vcc OUTIN1 IN2 R Diode Logic AND gate Problem… defined.

Chapter 11 Logic Gate Circuitry.

Device Characterization ECE/ChE 4752: Microelectronics Processing Laboratory Gary S. May April 1, 2004.

Gates and Logic Dr John Cowell phones off (please)

Logic Gates By Taweesak Reungpeerakul

NAND and NOR Gates ELEC 311 Digital Logic and Circuits Dr. Ron Hayne Images Courtesy of Cengage Learning.

Logic Gate Specifications Definitions. Currents and Voltages All currents are defined as positive when they flow into the terminal of a logical gate.

Digital Integrated Circuits A Design Perspective

Noise Margin 1 - David M. Zar - 12/7/2015 Noise Margin Definition n (from JEDEC Dictionary) Noise margin: The maximum voltage amplitude of extraneous signal.

Solid-State Devices & Circuits

Electrical Characteristics of ICs Part 3 Last Mod: January 2008  Paul R. Godin.

Circuits & Boolean Expressions. A ABC BC ABC C B A Example # 1: Boolean Expression: Develop a Boolean expression from a circuit.

Electrical Characteristics of IC’s Part 2

CH31 Chapter 3 Logic Gates By Taweesak Reungpeerakul.

Physical Properties of Logic Devices Technician Series Created Mar

Chapter 3. Digital Circuits

Electrical Characteristics of Logic Gates

Chapter 5 Combinational Logic 组合逻辑

Eng. Mai Z. Alyazji October, 2016

Logic Gates Practical Objective: to develop an understanding of logic circuits and truth tables.

EI205 Lecture 5 Dianguang Ma Fall 2008.

Biconditional - 2 CS-708.

Computer Architecture CST 250

JC Technology Logic Gates.

PHASE SEQUENCE CHECKER

Logic Gates Revision Package.

Section 3.7 Switching Circuits

XOR Function Logic Symbol  Description  Truth Table 

Eng. Ahmed M Bader El-Din October, 2018

Presentation transcript:

Answer to exercises(3) P185, 3.11 (a) Circuit diagram C B V DD Z Q6Q6 Q4Q4 Q1Q1 Q3Q3 Q5Q5 A Q2Q2 A B C Q1 Q2 Q3 Q4 Q5 Q6 Z L L L off on off on off on 1 L L H off on off on on off 0 L H L off on on off off on 0 L H H off on on off on off 0 H L L on off off on off on 0 H L H on off off on on off 0 H H L on off on off off on 0 H H H on off on off on off 0 (b) Function table (c) Logic symbol A B Z C

Answer to exercises(3) P185, 3.13 (a) Circuit diagram A B Q1 Q2 Q3 Q4 Q5 Q6 Z L L off on off on on off 0 L H off on on off off on 1 H L on off off on off on 1 H H on off on off off on 1 (b) Function table (c) Logic symbol A B Z B A V DD Z Q4Q4 Q2Q2 Q1Q1 Q3Q3 Q5Q5 Q6Q6

Answer to exercises(3) P185, 3.16 (a) Function table A B C DQ1 Q2 Q3 Q4 Q5 Q6 Q7 Q8Z L L L L L H L L H L L L H H L H L L L H L H H L L H H H off on off on off on off on on on off off off on off on off off on on off on off on on off on off off on on off off on off on off on on off on on off off off on on off off off on on off on on off on off on off

Answer to exercises(3) (a) Function table(continuous) (b) Logic diagram A B C DQ1 Q2 Q3 Q4 Q5 Q6 Q7 Q8Z H L L L H L L H H L H L H H H H L L H H L H H H H L H H on off off on off on off on on off off on on on off off on off off on off off on on on off off on on off on off on off on off off on off on on off on off on on off off on off on off off off on on on off on off Z A B C D

Answer to exercises(3) P185, 3.17 (a) Function table A B C DQ1 Q2 Q3 Q4 Q5 Q6 Q7 Q8Z L L L L L H L L H L L L H H L H L L L H L H H L L H H H off on off on off on off on off on on off off on off on on off off on off on off on on off on off off on on off off on off on off on on off off on on off on off off on off on on off on off on off

Answer to exercises(3) (a) Function table (continuous) A B C DQ1 Q2 Q3 Q4 Q5 Q6 Q7 Q8Z H L L L H L L H H L H L H H H H L L H H L H H H H L H H on off off on off on off on on off off on off on on off on off off on on off off on on off on off on off on off off on off on on off on off off on on off on off on off on off off on on off on off (b) Logic diagram A Z B C D

Answer to exercises(3) P186, 3.19 Solution DC noise margin=V OHmin -V IHmin =(V cc ) -V IHmin  4.4V-3.5V=0.9V (HIGH-state) DC noise margin=V ILmax -V OLmax  1.5V-0.1V=1.4V (LOW-state) P186, 3.25 Solution According to Table 3-12 the I IH and I IL specifications for 74LS00 are: I IHmax = 20  A, I ILmax = -0.4mA Assume standard 1.5V and 3.5V thresholds for LOW and HIGH.

Answer to exercises(3) P187, 3.36 Solution The hysteresis is V T+ -V T- =1.6V-1.3V=0.3V According to Table 3-8 the I OH and I OL specifications for 74FCT138T are: I OHmax = -15mA, I OLmax = 64mA V IN V OUT o 5.0

Answer to exercises(3) P187, 3.39 Solution P187, 3.40 Solution The answer is the same as Drill P187, 3.53 Solution DC noise margin=V OHmin -V IHmin  2.7V-2.0V=0.7V (HIGH-state) DC noise margin=V ILmax -V OLmax  0.8V-0.4V=0.4V (LOW-state)

Answer to exercises(3) P188, 3.56(a) Solution (a) 74HCT driving 74LS  For 74HCT, V OLmax =0.33V, V OHmin =3.84V For 74LS, V ILmax =0.8V, V IHmin =2.0V  DC noise margin=V OHminHCT -V IHminLS  3.84V-2.0V=1.84V (HIGH-state) DC noise margin=V ILmaxLS -V OLmaxHCT  0.8V-0.33V=0.47V (LOW-state)

Answer to exercises(3) P188, 3.56(a) Solution 74LS driving 74HCT  For 74LS, V OLmax =0.5V, V OHmin =2.7V For 74HCT, V ILmax =0.8V, V IHmin =2.0V  DC noise margin=V OHmin -V IHmin  2.7V-2.0V=0.7V (HIGH-state) DC noise margin=V ILmax -V OLmax  0.8V-0.5V=0.3V (LOW-state)

Answer to exercises(3) P188, 3.57(a) Solution (a) 74HCT driving 74LS  For 74HCT, I OLmaxT =4.0mA, I OHmaxT =-4.0mA For 74LS, I ILmax =-0.4mA, I IHmax =20  A In the LOW-state, no “ excess ” driving capability is available. In the HIGH-state, 190 inputs “ excess ” driving capability is available.

Answer to exercises(3) P190, 3.76 Solution P190, 3.91 Solution

Answer to exercises(3) (a) Truth table (continuous) W X Y ZF F (b) Logic expression P191, 3.92 Solution

Answer to exercises(3) P191, 3.93 Solution P191, 3.94 Solution

Answer to exercises(3) P191, 3.96 Solution EN1 D1 Y1 EN2 D2 Y2 ENn Dn Yn I OH I IH I Leakage I IH I Leakage I OL I IL I Leakage I IL I Leakage I IL