Ionization Profile Monitor Project Current Status of IPM Buffer Board Project 10 February 2006 Rick Kwarciany.

Slides:



Advertisements
Similar presentations
Controller Tests Stephen Kaye Controller Test Motivation Testing the controller before the next generation helps to shake out any remaining.
Advertisements

Oscilloscope Watch Teardown. Agenda History and General overview Hardware design: – Block diagram and general overview – Choice of the microcontroller.
CMS Week Sept 2002 HCAL Data Concentrator Status Report for RUWG and Calibration WG Eric Hazen, Jim Rohlf, Shouxiang Wu Boston University.
April 2006Jean-Sébastien GraulichSlide 1 DAQ Status o Goal for BTF o Status o First results o To be done.
Feb 2006Jean-Sébastien Graulich PID Front End Electronics, Outlook after DAQ Workshop 02 Jean-Sebastien Graulich, Univ. Genève o Introduction o Tracker.
DAQ WS02 Feb 2006Jean-Sébastien GraulichSlide 1 Does IPM System Matches MICE needs ? Personal Understanding and Remarks o General Considerations o Front.
Design and Development of High Performance PC Based Logic Analyzer MSc Project by Rab Nawaz Advisor: Dr. Shahid Masud.
DSP online algorithms for the ATLAS TileCal Read Out Drivers Cristobal Cuenca Almenar IFIC (University of Valencia-CSIC)
Ionization Profile Monitor Front End (IFE) System Presenter: Kwame Bowie PPD/EED Phone: (630)
Detector Array Controller Based on First Light First Light PICNIC Array Mux PICNIC Array Mux Image of ESO Messenger Front Page M.Meyer June 05 NGC High.
Sept TPC readoutupgade meeting, Budapest1 DAQ for new TPC readout Ervin Dénes, Zoltán Fodor KFKI, Research Institute for Particle and Nuclear Physics.
Development of novel R/O electronics for LAr detectors Max Hess Controller ADC Data Reduction Ethernet 10/100Mbit Host Detector typical block.
Input/Output. Input/Output Problems Wide variety of peripherals —Delivering different amounts of data —At different speeds —In different formats All slower.
A. Homs, BLISS Day Out – 15 Jan 2007 CCD detectors: spying with the Espia D. Fernandez A. Homs M. Perez C. Guilloud M. Papillon V. Rey V. A. Sole.
Technology Date 10/17/00, Page 1 Technology s PROFIBUS Technology Chips - Modules - Development Kits.
DDL hardware, DATE training1 Detector Data Link (DDL) DDL hardware Csaba SOOS.
September 22, 2005 ESF Workshop-Perugia 1 Virgo Control Electronic upgrade Annecy/Pisa/EGO B.Mours.
INTRODUCE OF SINAP TIMING SYSTEM
Status and planning of the CMX Philippe Laurens for the MSU group Level-1 Calorimeter Trigger General Meeting, CERN May 24, 2012.
TID and TS J. William Gu Data Acquisition 1.Trigger distribution scheme 2.TID development 3.TID in test setup 4.TS development.
Trigger Supervisor (TS) J. William Gu Data Acquisition Group 1.TS position in the system 2.First prototype TS 3.TS functions 4.TS test status.
U N C L A S S I F I E D FVTX Detector Readout Concept S. Butsyk For LANL P-25 group.
Understanding Data Acquisition System for N- XYTER.
Leo Greiner IPHC meeting HFT PIXEL DAQ Prototype Testing.
PHENIX upgrade DAQ Status/ HBD FEM experience (so far) The thoughts on the PHENIX DAQ upgrade –Slow download HBD test experience so far –GTM –FEM readout.
Design and Performance of a PCI Interface with four 2 Gbit/s Serial Optical Links Stefan Haas, Markus Joos CERN Wieslaw Iwanski Henryk Niewodnicznski Institute.
Gueorgui ANTCHEVPrague 3-7 September The TOTEM Front End Driver, its Components and Applications in the TOTEM Experiment G. Antchev a, b, P. Aspell.
CMX status and plans Yuri Ermoline for the MSU group Level-1 Calorimeter Trigger Joint Meeting CERN, October 2012,
Management of the LHCb DAQ Network Guoming Liu * †, Niko Neufeld * * CERN, Switzerland † University of Ferrara, Italy.
SNS Integrated Control System Timing Clients at SNS DH Thompson Epics Spring 2003.
Status and planning of the CMX Wojtek Fedorko for the MSU group TDAQ Week, CERN April , 2012.
Leo Greiner PIXEL Hardware meeting HFT PIXEL detector LVDS Data Path Testing.
CKM Data Source System CKM Electronics Group July 2003.
Xiangming Sun1PXL Sensor and RDO review – 06/23/2010 STAR XIANGMING SUN LAWRENCE BERKELEY NATIONAL LAB Firmware and Software Architecture for PIXEL L.
CALIBRATION OF TEVATRON IONIZATION PROFILE MONITOR (IPM) FRONT END (FE) MODULES Moronkeji Bandele Physics and Engineering Department Benedict College,
Status of Tev IPMs September 3, 2008 Andreas Jansson.
FPGA firmware of DC5 FEE. Outline List of issue Data loss issue Command error issue (DCM to FEM) Command lost issue (PC with USB connection to GANDALF)
12GeV Trigger Workshop Christopher Newport University 8 July 2009 R. Chris Cuevas Welcome! Workshop goals: 1.Review  Trigger requirements  Present hardware.
Sep. 17, 2002BESIII Review Meeting BESIII DAQ System BESIII Review Meeting IHEP · Beijing · China Sep , 2002.
Present Uses of the Fermilab Digital Signal Receiver VXI Module Brian Chase,Paul Joireman, Philip Varghese RF Embedded Systems (LLRF) Group.
TEVATRON IONIZATION PROFILE MONITOR Andreas Jansson Fermilab.
L0 Workshop 17/10/2007 Wilco Vink / Martin van Beuzekom Leo Wiggers / Sander Mos 1 Commissioning/Status Pile-Up System.
Input/Output Problems Wide variety of peripherals —Delivering different amounts of data —At different speeds —In different formats All slower than CPU.
JRA-1 Meeting, Jan 25th 2007 A. Cotta Ramusino, INFN Ferrara 1 EUDRB: A VME-64x based DAQ card for MAPS sensors. STATUS REPORT.
A commercially available digitization system Fotiou Andreas Andreas Fotiou.
Integration and commissioning of the Pile-Up VETO.
9/25/2006All experimenters meetingA. Jansson 1 Tevatron Ionization Profile Monitors Andreas Jansson.
1 Status of Validation Board, Selection Board and L0DU Patrick Robbe, LAL Orsay, 19 Dec 2006.
CPT week May 2003Dominique Gigi CMS DAQ 1.Block diagram 2.Form Factor 3.Mezzanine card (transmitter SLINK64) 4.Test environment 5.Test done 1.Acquisition.
Rutherford Appleton Laboratory September 1999Fifth Workshop on Electronics for LHC Presented by S. Quinton.
Vanderbilt University Toshiba IR Test Apparatus Project Final Design Review Ahmad Nazri Fadzal Zamir Izam Nurfazlina Kamaruddin Wan Othman.
GBT protocol implementation on Xilinx FPGAs Csaba SOOS PH-ESE-BE-OT.
August 24, 2011IDAP Kick-off meeting - TileCal ATLAS TileCal Upgrade LHC and ATLAS current status LHC designed for cm -2 s 7+7 TeV Limited to.
10/3/2003Andreas Jansson - Tevatron IPM review1 Tevatron IPM Proposed design.
SVD FADC Status Markus Friedl (HEPHY Vienna) Wetzlar SVD-PXD Meeting, 5 February 2013.
E. Hazen1 AMC13 Project Status E. Hazen - Boston University for the CMS Collaboration.
Iwaki System Readout Board User’s Guide
Update on CSC Endcap Muon Port Card
The DZero DAQ System Sean Mattingly Gennady Briskin Michael Clements
HCAL Data Concentrator Production Status
Timing and Event System S. Allison, M. Browne, B. Dalesio, J
VELO readout On detector electronics Off detector electronics to DAQ
NA61 - Single Computer DAQ !
RPC Front End Electronics
DCM II DCM II system Status Chain test Schedule.
Digitally subtracted pulse between
TELL1 A common data acquisition board for LHCb
CSC Muon Sorter Status Tests Plans M.Matveev August 21, 2003.
Presentation transcript:

Ionization Profile Monitor Project Current Status of IPM Buffer Board Project 10 February 2006 Rick Kwarciany

IPM DAQ system CMS-QIE front end in tunnel Serial data uplink on optical fiber Receiver and data buffer in upstairs PC Timing + clock + QIE settings supplied from PC thru cat-5E cable Timing card (PCI) Timing fanout QIE cards (16x 8 ch) Data Buffer (2*8 ch) (PCI) Host PC (LabView)

IPM Buffer Module 64-bit 66MHz PCI card 8 – 1.6 Gbps serial inputs (Optical) 1.2 GBps total input bandwidth 512 Mbytes of data RAM 20 MBs Output bandwidth (approx)

Functional Features Hard or Soft Triggering. –Can trigger off of event header bits. –Trigger can be forced by software. Supports PCI Interrupt on Memory Full. Sparcification Supported. –Mask bits allow storing of data for desired samples only. Up to 318 per turn. Error Checking. –Several error conditions detected and reported. Diagnostic Loopback Mode.

IPM Buffer Module Block Diagram

IPM Buffer Board

Parallel Optical Links and Fanouts

Current Status of IPM Buffer Module Project Five boards fully assembled and tested (production total). Firmware finished. Working on system commissioning.

IPM Buffer Module Costs (5 boards) Parts cost (with spares): $9.5K PC Board Fabrication: $4K Fiber Breakouts: $0.75K Fiber Ribbon Cable (200 ft.): $1.75K Total IPM Buffer cost: $17.9K