Team 2 Week 6 Presentation The Attack of the Slow Moving Computers! AlexDaveKevinMike.

Slides:



Advertisements
Similar presentations
MIPS Pipeline Default behaviour and pipeline organization The University of British ColumbiaEECE 476© 2005 Guy Lemieux.
Advertisements

-Alan Nelson -Andy Kruger -Dongpu Jin.  CPU is one of the most important and complicated parts of a computer.  We are going to design, implement and.
Instruction Counter Address [3..0] CLK Instruction ROM 0000: : : : : Inst [6..0] Control Unit.
CSCE 212 Quiz 8 – 3/23/11 1.What type of element is the ALU (combinational or state) and what does it mean for an element to be that type? 2.What is the.
Computer Structure - The ALU Goal: Build an ALU  The Arithmetic Logic Unit or ALU is the device that performs arithmetic and logical operations in the.
Part 4 - Exception Hazards – one last kicker 3/24/04 Similar problem as the conditional branch An exception is an involuntary branch from a non-branching.
EECE476: Computer Architecture Lecture 19: Pipelining Reducing Control Hazard Penalty Chapter 6.6 The University of British ColumbiaEECE 476© 2005 Guy.
The Processor Data Path & Control Chapter 5 Part 4 – Exception Handling N. Guydosh 3/1/04+
Computer Science 210 Computer Organization The Arithmetic Logic Unit.
Lecture 13 - Introduction to the Central Processing Unit (CPU)
CPU Fetch/Execute Cycle
Lecture 3. RAS Issues in Lucida Prof. Taeweon Suh Computer Science Education Korea University COM609 Topics in Embedded Systems.
Computer Science 210 Computer Organization The von Neumann Architecture.
Stack Stack Pointer A stack is a means of storing data that works on a ‘Last in first out’ (LIFO) basis. It reverses the order that data arrives and is.
Prof. John Nestor ECE Department Lafayette College Easton, Pennsylvania ECE Computer Organization Multi-Cycle Processor.
Lab 8: A Calculator Using Stack Memory
EE204 L12-Single Cycle DP PerformanceHina Anwar Khan EE204 Computer Architecture Single Cycle Data path Performance.
ECE 445 – Computer Organization
Computer Science 101 Computer Systems Organization ALU, Control Unit, Instruction Set.
Electrical and Computer Engineering University of Cyprus LAB 2: MIPS.
A four function ALU A 00 ADD B MUX SUB 11 Result AND OR
Team DataPath Research Computer Architechture. PC and IF in the Processor.
COMPILERS CLASS 22/7,23/7. Introduction Compiler: A Compiler is a program that can read a program in one language (Source) and translate it into an equivalent.
MIPS ALU. Building from the adder to ALU ALU – Arithmetic Logic Unit, does the major calculations in the computer, including – Add – And – Or – Sub –
CENTRAL PROCESSING UNIT Written by: Gizem Gulsen.
EE 3755 Datapath Presented by Dr. Alexander Skavantzos.
CPU Overview Computer Organization II 1 February 2009 © McQuain & Ribbens Introduction CPU performance factors – Instruction count n Determined.
MIPS ALU. Exercise – Design a selector? I need a circuit that takes two input bits, a and b, and a selector bit s. The function is that if s=0, f=a. if.
Chapter 20 Computer Operations Computer Studies Today Chapter 20.
ECE/CS 552: Pipeline Hazards © Prof. Mikko Lipasti Lecture notes based in part on slides created by Mark Hill, David Wood, Guri Sohi, John Shen and Jim.
CSF Chap B Functional components of computer designs Basic logic gates.
Electrical and Computer Engineering University of Cyprus
CS 230: Computer Organization and Assembly Language
Exceptions Another form of control hazard Could be caused by…
Computer Science 210 Computer Organization
More Devices: Control (Making Choices)
Computer Science 210 Computer Organization
Introduction CPU performance factors
MIPS Processor.
Designing MIPS Processor (Single-Cycle) Presentation G
Team A.W.E.S.O.M.-O 4000 February 27, 2007.
Computer Science 210 Computer Organization
CSCI206 - Computer Organization & Programming
Lecture 3 CPU - Data Path for Branches
Computer Architecture
Computer Science 210 Computer Organization
Building a Computer I wonder where this goes? MIPS Kit ALU 1
Lecture 4 Single Cycle Machine Prof. Xiaoyao Liang 2015/3/18
MIPS ALU.
Computer Architecture and Design Lecture 6
Building a Computer I wonder where this goes? MIPS Kit ALU 1
MIPS Processor.
Team A.W.E.S.O.M.- O 4000 February 13, 2007.
Morgan Kaufmann Publishers The Processor
Systems Architecture I (CS ) Lecture 2: A Simplified Computer
The Processor Lecture 3.6: Control Hazards
von Neumann Architecture CPU
The Processor Lecture 3.1: Introduction & Logic Design Conventions
COMS 361 Computer Organization
A 1-Bit Arithmetic Logic Unit
Basic Building Blocks Multiplexer Demultiplexer Adder +
Team A.W.E.S.O.M.-O 4000 March 6, 2007.
Basic Building Blocks Multiplexer Demultiplexer Adder +
GCSE OCR 1 The CPU Computer Science J276 Unit 1
Datapath and Control Exceptions
Objectives Describe common CPU components and their function: ALU Arithmetic Logic Unit), CU (Control Unit), Cache Explain the function of the CPU as.
Computer Architecture
COMS 361 Computer Organization
MIPS Processor.
Arithmatic Logic Unit (ALU). ALU Input Data :  A0-A3  B0-B3 Output Data :  F0 – F3.
Presentation transcript:

Team 2 Week 6 Presentation The Attack of the Slow Moving Computers! AlexDaveKevinMike

What We Did This Week Set Conditionals Moves Traps/Exceptions Branches/Jumps

Moves Implemented Move functions. Implemented Move functions. They seem to be working but will not know for sure until we get every part implemented into our final design. They seem to be working but will not know for sure until we get every part implemented into our final design.

Traps/Exceptions We made a unit that detects arithmetical overflow. We made a unit that detects arithmetical overflow. Has outputs that stall previous instructions from writing or anything else. Has outputs that stall previous instructions from writing or anything else. Has outputs that force an address on the PC counter. Has outputs that force an address on the PC counter. Will continue to work on it this week to finish the part. Will continue to work on it this week to finish the part.

Exception Unit

Branches/Jumps Using our ALU to do address calculation Using our ALU to do address calculation Wired logic for branches Wired logic for branches MUXes to choose PC MUXes to choose PC

Next Week Finish JAL, JR, JALR Finish JAL, JR, JALR Finish TRAP/RFE Finish TRAP/RFE