TDR2 FM board tests D. Haas Test Setup Test Procedure Functional tests Results Test Schedule.

Slides:

Advertisements

Similar presentations

Im a Caterpillar Word Wall Words Created by Kristi Waltke.

Advertisements

ARA Production Status Jiwoo Nam. Overall Still Procurement Stage Mechanics under fabrication Delay on DAQ-stack boards, UW/UMD.

1Domenico Di Filippo CHANTI Update and High rate effects Fabio Ambrosino, Tiziana Capussela, Michele Corvino (B.Sc.), Domenico Di Filippo, Paolo Massarotti,

Star Week 6-10 Frb 2002SSD Status Report 1# SSD Status Report Main components Production status Last news: first ladder Schedule SSD pages:

The LAr ROD Project and Online Activities Arno Straessner and Alain, Daniel, Annie, Manuel, Imma, Eric, Jean-Pierre,... Journée de réflexion du DPNC Centre.

Status of Tracker Power supply electronics Mauro Menichelli,Sandor Blasko,Lucio Accardo INFN Perugia.

LAr ROD Status Arno Straessner and Alain, Daniel, Annie, Manuel, Imma, Laurent, Eric, Jean-Pierre, Gilbert,... ATLAS Geneva DPNC January 12 th, 2005.

A6: Team Rallye Potable Water Still Presented by: Full Group November 15, 2006.

Billies Bounce. One of the most famous of Parker’s tunes. Not easy to play but you should all be able to master it. Chords on the next page.

GLAST LAT ProjectF-to-F, June 15, DAQ & FSWV1 1 GLAST Large Area Telescope: Electronics, Data Acquisition & Flight Software W.B.S Face-To-Face.

Jianchun Wang Syracuse University 10/16/99 CLEO Meeting Outline DAQ problems solved Recent results Status of DAQ Work to be done.

GLAST LAT ProjectF-to-F, March, DAQ & FSWV1 1 GLAST Large Area Telescope: Electronics, Data Acquisition & Flight Software W.B.S Face-To-Face.

GLAST LAT ProjectPDU/GASU MRR, February 3, DAQ & FSWV1 1 GLAST Large Area Telescope: B. Estey, G. Haller SLAC xxxx LAT Quality Engineer

Summary of Fuse Testing for Barrel Module Fuse Boxes Duke University Jack Fowler.

Status of LAV FEE electronics G. Corradi, C. Paglia, D. Tagnani & M. Raggi, T. Spadaro, P. Valente.

MICE CM26 March '10Jean-Sebastien GraulichSlide 1 Detector DAQ Issues o Achievements Since CM25 o DAQ System Upgrade o Luminosity Monitors o Sequels of.

1 States report for readout system 1.PHENIX readout system overview 2.High speed data link 3.Digital pilot ASIC 4.Schedule Hiroyuki

ISR Work Progress Report Muon Week April 10 th 2003 A. Benvenuti INFN Bologna.

Chiho Wang ATLAS TRT Duke University CERN, Feb TRT Barrel assembly status & schedule Feb. 9, 2005.

1 Ist Virgo+ review Cascina H. Heitmann Alignment: Virgo+ changes.

AHCAL Electronics. Status EUDET Prototype Mathias Reinecke for the DESY AHCAL developers EUDET Electronics/DAQ meeting London, June 9th, 2009.

TMDB delay and production plan Augusto. TMDB Prototype Status The prototype boards almost fully assembled should be delivered this week ( May 5 th ) First.

Saverio Minutoli INFN Genova 1 1 T1 Electronic status Electronics Cards involved: Anode Front End Card Cathode Front End Card Read-Out Control card VFAT.

EC front unit status. Outline Conclusions from mechanical prototype and actions taken Status of electrical prototype KIT’s work for TA Dev plan (tests)

Status of NA62 straw electronics and services Peter LICHARD, Johan Morant, Vito PALLADINO.

A.Kounine 13 Jan 2007Flight Software Status1 JSC 13 January 2007 Andrei Kounine / MIT.

AHCAL Electronics. Status Commissioning and Integration Peter Göttlicher for the AHCAL developers CALICE meeting UT Arlington, March 12th, 2010.

IEEE 2009 Backpack Light Project. Agenda Introductions Meeting Schedule Design Introduction Eagle Assignment.

The LST High Voltage System LST Readiness Review May 5, 2004 Klaus Honscheid Ohio State University.

AHCAL Electronics. Status and Outlook Mathias Reinecke CALICE collaboration meeting Cambridge, UK March 16th-19th, 2012.

M. Gilchriese Sector Status Module Loading Task Force Meeting November 18, 2004.

Silicon Meeting July 10, 2003 Module and Stave Production Status James Fast Fermilab.

May 2001, Istanbul Workshop High Voltage Plates and Capacitor Status Jack Fowler.

Ronald Lipton PMG June Layer 0 Status 48 modules, 96 SVX4 readout chips 6-fold symmetry 8 module types different in sensor and analog cable length.

UPDATE at SBU (Feb 24, 2009) 1 st Water Target SuperP0Dule (DaveF, Kevin, Scott) last week spent setting up hoses, pipes, water tank. Problem with unfiltered.

18 July 2006A.Ciocio -SCTSG1 SCT Services Installation ID week full report (July 4) SCT Cables Web page

UG-crate status AMS TIM - CERN - 15/4/2008 A.Bartoloni, B.Borgia, F.R.Spada* INFN Roma.

WP6 meeting 30/07/2013. Status of flex prototypes production New laser soldering tests Discussion on mass production schedule.

Designing an html template and: + P assing Access reports through an html template and: + A utomatically generating the custom- designed web look. A. Mays,

Status of shaper prototype production B.G. Cheon (Hanyang U)‏ Dec. KEK 1 st open meeting of the Super KEKB Collaboration.

Status of NA62 straw electronics Webs Covers Services Readout.

Tracker meeting – July, 2006 TBS – TPSFE FM/FS tests Lucio Accardo, INFN Perugia.

Chiho Wang Duke University 1 TRT Barrel integration Status / Schedule Chiho Wang.

AMS TRD meeting Electronics 17th July 2002, CERN G. Schwering: Overview M. Capell: Crate Mechanics/Arrangement W. Karpinski: Front End – Status C.H. Chung:

Stan Durkin EMU Meeting, Purdue Univ. Oct. 6, VCC Hardware Production Status Firmware compile issues delayed testing and burn-in. Last 15 boards.

S.MonteilCOMMISSIONING1 PS/SPD ELECTRONICS OUTLINE 1)STATUS OF PS/SPD FE BOARDS PRODUCTION 2)PHASES OF PS/SPD COMMISSIONING 1)LEDs AND DETECTORS 2)TUBES.

L. Greiner1IPHC-LBNL Phone Conference 05/2012 STAR IPHC-LBNL Phone Conference News and updated ladder testing.

Electronics: Junction Cards, Adapter Card, Purple Card, …. Ron Sidwell, K. Harder, T. Sobering, R. Taylor, E. VonToerne, Kansas State U.

Electronic Report Pigi. HV-LV-ADC status Sometimes “repaired boards” are not working properly and so I would like to propose you to: – Test and qualify.

Single Module Tests (electrical) Inspect connectors and cables for visible damage C-measurement: make sure all pads are correctly connected HV test (1.5.

AM-FM Radio Superhet 108.

9/12/2003Ivan Hruska1 First box prototype –Box design in July ‘03 –Box produced during August ’03 Tested last week in few fingers Small changes necessary.

TRD Electronics Flight Production Wim de Boer, Kai Gassmann, Florian Hauler, Andreas Sabellek, Mike Schmanau IEKP - Universität Karlsruhe (TH)

WAIT, WAIT…DON’T TELL ME! I ALREADY KNOW WHAT YOU’RE GOING TO ASK. WELCOME TO FRESHMAN BIOLOGY.

IOS Boot Procedure Can be set in Global Config –Router(config)#boot system flash If not in NVRAM as to where to get IOS, default is Flash If not in Flash,

Preparations to Install the HBD for Run 6 Craig Woody BNL PHENIX Weekly Meeting January 26, 2006.

 94 LVPS Packages mounted 4’-25’ from the front-end electronics.  4 modules per package. u +5V& -5V “Digital”, +5V & -5V “Analog” 18 A 1A 18A 18Amps.

Electronics Status New DCM daughter card works. –Three cards has been assembled. –One daughter card has been send to Jamie yesterday by FedEx overnight.

First Grade Weekly News! What’s new?! This week we will be working on our opinion writing based on “a few of our favorite things,” identifying words with.

AHCAL Electronics. Status of Integration Mathias Reinecke for the DESY AHCAL developers AHCAL main and analysis meeting Hamburg, July 16th and 17th, 2009.

Outline Upgrade status of the ECAL/HCAL HV control mezzanine board;  Firmware design,  Setup for making functional tests and validation FPGA firmware.

Week 22: Schematic Week 23-Week 27: Routing Gerber files have been available since 9th July 1st prototype: – PCB manufacturer: supervised by KIT – Cabling:

HE FEE Boards production status 26 th May 2016 Mandakini Patil 1.

E.Guschin (INR,Moscow) 20 January 2006PS/SPD meeting CERN PS/SPD LED monitoring system status In December 2005: –All splitters and drivers are delivered.

HE FEE Boards and testing

Module Loading Task Force Meeting October 21, 2004

CAN Driver IC Fault Review

Summary of Fuse Testing for Barrel Module Fuse Boxes

University of California Los Angeles

Presentation transcript:

TDR2 FM board tests D. Haas Test Setup Test Procedure Functional tests Results Test Schedule

D. Haas, AMS TEM, Oct 2006, Page 2 TDR2 FM 12 TDR2 FM tested ok in July 91/96 TDR2 FM passed tests before ESS/coating/mechanical assembly 5 boards are waiting for missing pieces we should solve this soon

D. Haas, AMS TEM, Oct 2006, Page 3 TDR2 Test Setup

D. Haas, AMS TEM, Oct 2006, Page 4 TDR2 Test Procedure First programming of Flash ROM with ROM Monitor v6205 1st full functional test Protection of Flash ROM (needs jumper soldering by CSIST and +12V) 2nd full functional test - done up to here Coating and ESS by CSIST 3rd full functional test (reference)

D. Haas, AMS TEM, Oct 2006, Page 5 TDR2 Functional Tests 3 groups of tests, controlled by a semi- automatic global webpage with full report generation Electrical tests AMSwire tests Tests of the analog part of the TDR2

D. Haas, AMS TEM, Oct 2006, Page 6 TDR2 Electrical Tests Power consumption (10 points) Voltages (14 points) Solid State Fuse (6 points)

D. Haas, AMS TEM, Oct 2006, Page 7 TDR2 AMSwire Tests Only basic functionality is tested Ping and status test by all connections Boot and Power down test Flash ROM Test erase/load Flash change attributes list Flash

D. Haas, AMS TEM, Oct 2006, Page 8 TDR2 Analog Tests Pedestal test on empty TDR2 Pedestal test with real frontends connected DAC measurements ADC tests with TFS modules

D. Haas, AMS TEM, Oct 2006, Page 9 TDR2 FM Results All 91 boards passed the 1st and 2nd test 6 boards had problems: some shorts 2 Actel replacement 1 SSF replaced by precaution All test results including logfiles (also for QM2 models) are available at:

D. Haas, AMS TEM, Oct 2006, Page 10 TDR2 Test Schedule 5 missing boards must be produced 91 boards need ESS/coating/mechanical assembly 12 boards still need mechanical assembly On my next visit (~1 long week), I would like to: perform final tests on 91 boards perform an additional check of first 12 boards perform initial tests on 5 missing boards Last 5 boards should go for ESS/coating/mech. afterwards Will test last 5 boards when we go for crate- level ESS (March??)