SURF ‘n TURF Gary S. Varner University of Hawai, i, Manoa ANITA Collaboration UC Irvine April 7 th, 2005.

Slides:



Advertisements
Similar presentations
Controller Tests Stephen Kaye Controller Test Motivation Testing the controller before the next generation helps to shake out any remaining.
Advertisements

The Industry’s Smallest 16 Bit ADC’s
JLab High Resolution TDC Hall D Electronics Review (7/03) - Ed Jastrzembski.
Analog Basics Workshop RFI/EMI Rejection
6 Mar 2002Readout electronics1 Back to the drawing board Paul Dauncey Imperial College Outline: Real system New VFE chip A simple system Some questions.
PD '07 Kobe -- G. Varrner 1 Compact, low-power and (deadtimeless) high timing precision photodetector readout G. Varner and L. Ruckman [University of Hawaii]
January 28th, 2010Clermont Ferrand, Paul Scherrer Institut DRS Chip Developments Stefan Ritt.
System R&D on Multi-Standard RF Transceiver for 3G and beyond Advanced System Technology.
ADC and TDC Implemented Using FPGA
David Hawkins Exascale Signal Processing for Millimeter-Wavelength Radio Interferometers David Hawkins
Kay Graf Physics Institute 1 University of Erlangen ARENA 2006 University of Northumbria June 28 – 30, 2006 Integration of Acoustic Neutrino Detection.
A scalable DAQ system using the DRS4 sampling chip H.Friederich 1, G.Davatz 1, U.Hartmann 2, A.Howard 1, H.Meyer 1, D.Murer 1, S.Ritt 2, N.Schlumpf 2 1.
1 Fully Digital HF Radios Phil Harman VK6APH Dayton Hamvention – 17 th May 2008.
Ultrafast 16-channel ADC for NICA-MPD Forward Detectors A.V. Shchipunov Join Institute for Nuclear Research Dubna, Russia
Test of LLRF at SPARC Marco Bellaveglia INFN – LNF Reporting for:
ANITA RF Conditioning and Digitizing Gary S. Varner University of Hawai, i, Manoa ANITA Collaboration Meeting UC, Irvine 24,25 November 2002.
Design Goal Design an Analog-to-Digital Conversion chip to meet demands of high quality voice applications such as: Digital Telephony, Digital Hearing.
Introduction to Communications Ref: SMAD Sections – 13 Communications Architecture Introduction to Space Systems and Spacecraft Design Space Systems Design.
Design and Performance of the 6 GS/s Waveform Digitizing Chip DRS4 Stefan Ritt Paul Scherrer Institute, Switzerland at 40 mW per channel.
Large Area, High Speed Photo-detectors Readout Jean-Francois Genat + On behalf and with the help of Herve Grabas +, Samuel Meehan +, Eric Oberla +, Fukun.
Effective Bits. An ideal model of a digital waveform recorder OffsetGain Sampling Timebase oscillator Fs ADC Waveform Memory Address counter Compute Engine.
COMP3221: Microprocessors and Embedded Systems Lecture 20: Analog Output Lecturer: Hui Wu Session 2, 2004.
CMOS VLSIAnalog DesignSlide 1 CMOS VLSI Analog Design.
Yu. Artyukh, V. Bespal’ko, E. Boole, V. Vedin Institute of Electronics and Computer Science Riga, LATVIA 16th International Workshop on Laser.
Status of LAV FEE electronics G. Corradi, C. Paglia, D. Tagnani & M. Raggi, T. Spadaro, P. Valente.
Development of a 20 GS/s Sampling Chip in 130nm CMOS Technology Jean-Francois Genat On behalf of Mircea Bogdan 1, Henry J. Frisch 1, Herve Grabas 3, Mary.
TOF Electronics Qi An Fast Electronics Lab, USTC Sept. 16~17, 2002.
Fast Waveform Digitizing in Radiation Detection using Switched Capacitor Arrays Stefan Ritt Paul Scherrer Institute, Switzerland.
Technion – Israel Institute of Technology Department of Electrical Engineering Winter 2009 Instructor Amit Berman Students Evgeny Hahamovich Yaakov Aharon.
Electronics for PS and LHC transformers Grzegorz Kasprowicz Supervisor: David Belohrad AB-BDI-PI Technical student report.
Generation of FM Two methods of FM generation: A. Direct method:
Wireless Communications
DLS Digital Controller Tony Dobbing Head of Power Supplies Group.
1 of 22 Glaciers and Ice Sheets Interferometric Radar (GISIR) Center for Remote Sensing of Ice Sheets, University of Kansas, Lawrence, KS
K.C.RAVINDRAN,GRAPES-3 EXPERIMENT,OOTY 1 Development of fast electronics for the GRAPES-3 experiment at Ooty K.C. RAVINDRAN On Behalf of GRAPES-3 Collaboration.
TELECOMMUNICATIONS Dr. Hugh Blanton ENTC 4307/ENTC 5307.
- 1 - YLD 10/2/99ESINSA Tools YLD 10/2/99ESINSA Filters Performances A filter should maintain the signal integrity. A signal does not exist alone.
Capacitive transducer. We know that : C=kЄ° (A/d) Where : K=dielectric constant Є° =8.854 *10^-12 D=distance between the plates A=the area over lapping.
The DRS2 Chip: A 4.5 GHz Waveform Digitizing Chip for the MEG Experiment Stefan Ritt Paul Scherrer Institute, Switzerland.
Alexei SemenovGeneric Digitizer Generic Digitizer 10MHZ 16 bit 6U VME Board.
An Investigation of Crosstalk on the Rapid Transfer BPM Analog Transition Module PC Board August 23, 2006 David Peterson Antiproton Source Department Fermi.
Custom DDS Board Design
Amplitude/Phase Modulation
SKIROC ADC measurements and cyclic ADC LPC Clermont-Ferrand Laurent ROYER, Samuel MANEN Calice/Eudet electronic meeting Orsay June.
S. Bota – Calorimeter Electronics overview - July 2002 Status of SPD electronics Very Front End Review of ASIC runs What’s new: RUN 4 and 5 Next Actions.
J. Ye SMU Joint ATLAS-CMS Opto-electronics working group, April 10-11, 2008 CERN 1 Test Results on LOC1 and Design considerations for LOC2 LOC1 test results:
Update on the New Developments & Analysis from Hawaii Larry Ruckman & Gary Varner Instrumentation Development Laboratory (ID-Lab) University of Hawaii.
Mitglied der Helmholtz-Gemeinschaft Hardware characterization of ADC based DAQ-System for PANDA STT A. Erven, L. Jokhovets, P.Kulessa, H.Ohm,
Update on works with SiPMs at Pisa Matteo Morrocchi.
G.F. Tassielli - SuperB Workshop XI LNF1/11 02/12/2009 Status report on CLUster COUnting activities G. F. Tassielli on behalf of CLUCOU group SuperB Workshop.
PHOTOTUBE SCANNING SETUP AT THE UNIVERSITY OF MARYLAND Doug Roberts U of Maryland, College Park.
29/05/09A. Salamon – TDAQ WG - CERN1 LKr calorimeter L0 trigger V. Bonaiuto, L. Cesaroni, A. Fucci, A. Salamon, G. Salina, F. Sargeni.
 13 Readout Electronics A First Look 28-Jan-2004.
CI Lecture Series Summer 2010 An Overview of IQ Modulation and Demodulation Techniques for Cavity LLRF Control.
Transient Waveform Recording Utilizing TARGET7 ASIC
DAQ ACQUISITION FOR THE dE/dX DETECTOR
Beam Secondary Shower Acquisition System: Front-End RF Design
DCH FEE STATUS Level 1 Triggered Data Flow FEE Implementation &
Update of test results for MCP time measurement with the USB WaveCatcher board D.Breton & J.Maalmi (LAL Orsay), E.Delagnes (CEA/IRFU)
96-channel, 10-bit, 20 MSPS ADC board with Gb Ethernet optical output
KRB proposal (Read Board of Kyiv group)
DCH FEE 28 chs DCH prototype FEE &
Ongoing R&D in Orsay/Saclay on ps time measurement: a USB-powered 2-channel 3.2GS/s 12-bit digitizer D.Breton (LAL Orsay), E.Delagnes (CEA/IRFU) Séminaire.
A First Look J. Pilcher 12-Mar-2004
The New Readout Electronics for the SLAC Focusing DIRC Prototype (SLAC experiment T-492 ) L. L. Ruckman, G. S. Varner Instrumentation Development Laboratory.
MCP Electronics Time resolution, costs
Stefan Ritt Paul Scherrer Institute, Switzerland
Undulator Cavity BPM System Status
TOF read-out for high resolution timing
Electronics for the PID
Presentation transcript:

SURF ‘n TURF Gary S. Varner University of Hawai, i, Manoa ANITA Collaboration UC Irvine April 7 th, 2005

Gary S. Varner, ANITA Collab UC Irvine, April Talks Overview: 2 parts Sampling Unit for RF (SURF) evolution –Digitization: STRAW, LABRADOR generations –SURFpro evaluation, SURFv1 –Mezzanine card/DDTs Important System Issues: –Power DC draw update RF levels –Timing analysis –Testing plans/issues (TURFpro integration)

Gary S. Varner, ANITA Collab UC Irvine, April Basic trigger/digitizer data stream Split signal: 1 path to trigger, 1 for digitizer Use multiple frequency bands for trigger Digitizer runs ONLY when triggered to save power

Gary S. Varner, ANITA Collab UC Irvine, April Specifications

Gary S. Varner, ANITA Collab UC Irvine, April RF Digitizer checklist Sampling Rate >= 3GSa/s 12-bit ADC performance Analog Bandwidth >= 1.2 GHz Dynamic Range >= 9 bits

Gary S. Varner, ANITA Collab UC Irvine, April LABRADOR sampling & linearity Excellent ADC linearity Sampling rates up to 4 GSa/s with voltage overdrive

Gary S. Varner, ANITA Collab UC Irvine, April dB sine wave LABRADOR bandwidth Bandwidth measured by two separate methods: RF sine wave (1050MHz max) and transient impulses

Gary S. Varner, ANITA Collab UC Irvine, April LAB1 dynamic range 1V range = 971 counts (~1 count/mV) Low: 0.4mV/count Mid: 1.5mV/count High: 4.5mV/count

Gary S. Varner, ANITA Collab UC Irvine, April LABRADOR2 – Jing Cao Trans-impedance  source follower –LABRADOR2 ~1mV “noise”, > 1V full scale (and linear + non-inverted) 10 bits should be feasible No changes to RF feed/timing or power Initial testing early ’05 – didn’t understand results

Gary S. Varner, ANITA Collab UC Irvine, April LABRADOR/2 floorplan 8x HS Analog out, 1x MUX out 8 chan. * 256 samples 128x Wilk ADCs Analog “Superbuffers” Straight Shot RF inputs Random access:

Gary S. Varner, ANITA Collab UC Irvine, April LAB2 Test bench LAB2 (indistinguishable from this resolution)

Gary S. Varner, ANITA Collab UC Irvine, April LAB2 DC Linearity 1.5 counts/mV Linear Residuals 1.6V dynamic range (DC transfer) Key: Transimpedance  Source Follower Allows operation without input offset

Gary S. Varner, ANITA Collab UC Irvine, April LAB2 Problem Decided for SURF v.1, LABRADOR only option LABRADOR LAB2 For reasonable settling time, need strong sense I; However, closed channels strongly active

Gary S. Varner, ANITA Collab UC Irvine, April LAB3 (?)  Faster Readout: –Why not put an ADC in every storage cell? Readout could be < 100us (40us convert and 50us data transfer) No analog sample transfer (biggest headache) –Give up analog waveform out 9 RF channels (1 dedicated timing) Greatly simplified control Implement 4 bucket “tail catcher” Modified termination scheme –Truly 50  –No resistive drop across array

Gary S. Varner, ANITA Collab UC Irvine, April Architecture Comparison inputinput

Gary S. Varner, ANITA Collab UC Irvine, April Chip comparison LABRADOR, LAB2 LAB3 65 analog/control lines 3-deep nested state machine 41 analog/control lines (better VDD/GND) Very simple state machine

Gary S. Varner, ANITA Collab UC Irvine, April Trigger checklist Good Band spacing Sufficient amplitude through TDD Net length balancing

Gary S. Varner, ANITA Collab UC Irvine, April RFCeval – 0 th order prototype Quick Reference: RFCeval == Radio Freq Comp evaluation board STRAW == Self-Triggered Recorder for Analog Waveforms LABRADOR == Large Analog Bandwidth Recorder And Digitizer with Ordered Readout

Gary S. Varner, ANITA Collab UC Irvine, April SURFpro Pro = Prototype

Gary S. Varner, ANITA Collab UC Irvine, April Diode Detector Test (DDT) Eval Trigger Studies Filter Banding Tunnel Diode DDT Board DDT2 Board Filter Banding Tunnel Diode

Gary S. Varner, ANITA Collab UC Irvine, April Filter Banding some balancing needed band tuning

Gary S. Varner, ANITA Collab UC Irvine, April Modified Bands

Gary S. Varner, ANITA Collab UC Irvine, April Diode detector Response Needs amplification! 2.3  ~= 3.9 P/

Gary S. Varner, ANITA Collab UC Irvine, April SURF v1 SURF High Occupancy RF Trigger (SHORT) board

Gary S. Varner, ANITA Collab UC Irvine, April SURF v1

Gary S. Varner, ANITA Collab UC Irvine, April SURF v2? Improvements (?) –Routing simplification: 5 CPLDs + 1 FPGA  1FPGA More space for LAB(3?) routing – net length balancing –Dedicated reference timing channel? –Remove dedicated comparators? (use FPGA LVDS receivers as comparators – less EMI and power) Triggering OK (?) [isolate changes to SHORT board?]

Gary S. Varner, ANITA Collab UC Irvine, April Online Documentation

Gary S. Varner, ANITA Collab UC Irvine, April Much progress since last met in autumn –Some RF components STILL on order Plans: –Defer to after the break – additional input SURF board cost ~ 10k$ per board –All RF components (4.8k$ in Tunnel Diodes alone) Part I Summary

Gary S. Varner, ANITA Collab UC Irvine, April Part 2: Important System Issues: –Power DC draw update RF levels –Timing analysis –Testing plans/issues (TURFpro integration)

Gary S. Varner, ANITA Collab UC Irvine, April SURFv1 DC Power -5Vmay go away

Gary S. Varner, ANITA Collab UC Irvine, April SURFv1 RF Power

Gary S. Varner, ANITA Collab UC Irvine, April Timing Path TURF bridges cPCI modules along backplane--sees local trigger pattern across antenna clusters Issues data hold, then digitize if trigger pattern is satisfied

Gary S. Varner, ANITA Collab UC Irvine, April Diode Detector Test (DDT) Eval Trigger Studies DDT Board 2 times of interest: 1.Absolute time w.r.t. PPS 2.Channel-to-channel timing

Gary S. Varner, ANITA Collab UC Irvine, April Trigger Timing Measurement 2ns/bin 1.2ns resolution (Spartan-3) Local Oscillator Stability: 5x Freq. Mult. Jitter ~ 1.34ns Not timing resolution!

Gary S. Varner, ANITA Collab UC Irvine, April Timing Fan-out Jitter LABRADOR time encoding –Interpolate HITBUS (hold/Halt): 330ps/SQRT(12) ~ 95ps LVDS/CPLD fan-out jitter – many 100ps TURF fan-out intrinsic timing –To be evaluated –Now have SURF TURF link running, can test Dedicated timing signal (?) –LAB3 provides this option

Gary S. Varner, ANITA Collab UC Irvine, April Trigger Studies

Gary S. Varner, ANITA Collab UC Irvine, April Studies/Documentation Owed SURF User’s Manual (programmer’s manual) TURFIO User’s Manual TURF Trigger Timing measurement results FPGA discriminator study (DDT) Student project: Trigger sensitivity to non- Gaussian noise and self-generated noise

Gary S. Varner, ANITA Collab UC Irvine, April Specifications - anon

Gary S. Varner, ANITA Collab UC Irvine, April Ready for TV test: –Has been useful integration exercise –Most parts TV rated – qualify the rest Plans: –Evaluation of SURFv1 performance –Start serious TURF studies (how many boards needed?) –TV test hardware enough for EM flight Design issues: –More LABs needed (Rev. 1 or 3); when? –SURFv2 ? –Freeze design when? Part II Summary

Gary S. Varner, ANITA Collab UC Irvine, April Back-up slides

Gary S. Varner, ANITA Collab UC Irvine, April Template

Gary S. Varner, ANITA Collab UC Irvine, April Aside: LABRADOR sampling speed High/Low CTRL: Extend to 4 GSa/s Improve odd/event Low freq operation

Gary S. Varner, ANITA Collab UC Irvine, April Askaryan Signature Significant signal power at large frequencies Strong linear polarization (near 100%)