CAMBRIDGE UNIVERSITY NAPOLI UNIVERSITY ISIE, Dubrovnik, June 21st 2005 Accurate Physical Model for the Lateral IGBT in Silicon On Insulator Technology.

Slides:



Advertisements
Similar presentations
Compact IGBT Modelling for System Simulation Philip Mawby Angus Bryant.
Advertisements

ECSE-6230 Semiconductor Devices and Models I Lecture 14
Power Semiconductor Systems I
Insulated Gate Bipolar Transistors (IGBTs)
Metal Oxide Semiconductor Field Effect Transistors
From analog to digital circuits A phenomenological overview Bogdan Roman.
CAMBRIDGE UNIVERSITY NAPOLI UNIVERSITY ISPSD, Santa Barbara, May 2005 A compact model for thin SOI LIGBTs: description, experimental verification and system.
COMPACT MODEL FOR LONG-CHANNEL SYMMETRIC DOPED DG COMPACT MODEL FOR LONG-CHANNEL SYMMETRIC DOPED DG Antonio Cerdeira 1, Oana Moldovan 2, Benjamín Iñiguez.
Chapter 6 The Field Effect Transistor
Semiconductor basics 1. Vacuum tubes  Diode  Triode 2. Semiconductors  Diode  Transistors Bipolar Bipolar Field Effect Field Effect 3. What’s next?
Lecture 11: MOS Transistor
MOS-AK meeting, Leuven, September 2004 University of Wales Power Device Compact Modelling Phil Mawby University of Wales Swansea.
Introduction to VLSI Circuits and Systems, NCUT 2007 Chapter 6 Electrical Characteristic of MOSFETs Introduction to VLSI Circuits and Systems 積體電路概論 賴秉樑.
Lecture 15 OUTLINE MOSFET structure & operation (qualitative)
EE415 VLSI Design The Devices: MOS Transistor [Adapted from Rabaey’s Digital Integrated Circuits, ©2002, J. Rabaey et al.]
Lecture 10: PN Junction & MOS Capacitors
Lecture #16 OUTLINE Diode analysis and applications continued
The metal-oxide field-effect transistor (MOSFET)
CSCE 612: VLSI System Design Instructor: Jason D. Bakos.
Week 8b OUTLINE Using pn-diodes to isolate transistors in an IC
Chap. 5 Field-effect transistors (FET) Importance for LSI/VLSI –Low fabrication cost –Small size –Low power consumption Applications –Microprocessors –Memories.
EE105 Fall 2007Lecture 16, Slide 1Prof. Liu, UC Berkeley Lecture 16 OUTLINE MOS capacitor (cont’d) – Effect of channel-to-body bias – Small-signal capacitance.
Power Electronic Devices
Chapter 1 Power Electronic Devices
Semiconductor Devices III Physics 355. Transistors in CPUs Moore’s Law (1965): the number of components in an integrated circuit will double every year;
Modern VLSI Design 3e: Chapter 2 Copyright  1998, 2002 Prentice Hall PTR Topics n Derivation of transistor characteristics.
Bipolar Junction Transistor (BJT) Chapter March and 2 April 2014 Operation involves both electrons and holes, so is called “bipolar” Junction E-B.
Digital Integrated Circuits© Prentice Hall 1995 Introduction The Devices.
ECE 342 Electronic Circuits 2. MOS Transistors
MOSFETs - 1 Copyright © by John Wiley & Sons 2003 Power MOSFETs Lecture Notes Outline Construction of power MOSFETs Physical operations of MOSFETs Power.
Device Physics – Transistor Integrated Circuit
Norhayati Soin 06 KEEE 4426 WEEK 7/1 6/02/2006 CHAPTER 2 WEEK 7 CHAPTER 2 MOSFETS I-V CHARACTERISTICS CHAPTER 2.
Introduction to Metal-Oxide-Semiconductor Field Effect Transistors (MOSFETs) Chapter 7, Anderson and Anderson.
SOGANG UNIVERSITY SOGANG UNIVERSITY. SEMICONDUCTOR DEVICE LAB. Bipolar Junction Transistor (1) SD Lab. SOGANG Univ. BYUNGSOO KIM.
Modern VLSI Design 3e: Chapter 2 Copyright  1998, 2002 Prentice Hall PTR Topics n Derivation of transistor characteristics.
EXAMPLE 6.1 OBJECTIVE Fp = 0.288 V
Chapter 4 Field-Effect Transistors
1 Fundamentals of Microelectronics  CH1 Why Microelectronics?  CH2 Basic Physics of Semiconductors  CH3 Diode Circuits  CH4 Physics of Bipolar Transistors.
CSCE 613: Fundamentals of VLSI Chip Design Instructor: Jason D. Bakos.
Field Effect Transistors
UNIT I MOS TRANSISTOR THEORY AND PROCESS TECHNOLOGY
Bipolar Junction Transistor (BJT) Chapter and 25 March Operation involves both electrons and holes, so is called “bipolar” Junction E-B is forward.
Power Semiconductor Devices Power Diodes Cross-sectional view of a pn- junction diode intended for power applications. I-V characteristics of a pn- junction.
4H-SIC DMOSFET AND SILICON CARBIDE ACCUMULATION-MODE LATERALLY DIFFUSED MOSFET Archana N- 09MQ /10/2010 PSG COLLEGE OF TECHNOLOGY ME – Power Electronics.
MOSFET Current Voltage Characteristics Consider the cross-sectional view of an n-channel MOSFET operating in linear mode (picture below) We assume the.
Metal-oxide-semiconductor field-effect transistors (MOSFETs) allow high density and low power dissipation. To reduce system cost and increase portability,
MOS Capacitor Lecture #5. Transistor Voltage controlled switch or amplifier : control the output by the input to achieve switch or amplifier Two types.
1 Models for Hand Analysis NMOS Transistor PMOS Transistor V DSN  V GSN -V TN V DSN  V GSN -V TN V DSP  V GSP -V TP V DSP  V GSP -V TP K N =(W/L)K’
The Devices: MOS Transistor
UNIT II : BASIC ELECTRICAL PROPERTIES
Transistors Student Lecture by: Giangiacomo Groppi Joel Cassell
Power MOSFET Pranjal Barman.
Electronics The Sixteenth and Seventh Lectures
Chapter 3 Fabrication, Layout, and Simulation.
Chapter 2 MOS Transistors.
IGBT.
Power Semiconductor Systems I
Lecture 20 OUTLINE The MOSFET (cont’d) Qualitative theory
Dr John Fletcher Rm 131 Power Electronics Dr John Fletcher Rm 131.
Bipolar Junction Transistor (BJT) Chapter and 25 March 2016
UNIT 2 POWER TRANSISTORS
Lecture 16 ANNOUNCEMENTS OUTLINE MOS capacitor (cont’d)
Short channel effects Zewei Ding.
POWER SEMICONDUCTOR DEVICES OVERVIEW
Lecture 20 OUTLINE The MOSFET (cont’d) Qualitative theory
Lecture #15 OUTLINE Diode analysis and applications continued
Lecture 20 OUTLINE The MOSFET (cont’d)
Lecture 20 OUTLINE The MOSFET (cont’d)
Bipolar Junction Transistor (BJT) Chapter and 17 March 2017
Bipolar Junction Transistor (BJT) Chapter and 27 March 2019
Presentation transcript:

CAMBRIDGE UNIVERSITY NAPOLI UNIVERSITY ISIE, Dubrovnik, June 21st 2005 Accurate Physical Model for the Lateral IGBT in Silicon On Insulator Technology Ettore Napoli 1,2, Vasantha Pathirana 1, Florin Udrea 1,3 1 Dept. of Engineering, University of Cambridge, UK 2 Dept. Electronic and Telecom. Univ. of Napoli, Italy 3 Cambridge Semiconductor (CamSemi), UK EU research program ROBUSPIC

CAMBRIDGE UNIVERSITY NAPOLI UNIVERSITY ISIE, Dubrovnik, June 21st 2005 Outline  Motivation  Thin SOI LIGBT  Differences with Vertical IGBT  Spice sub-circuit model for LIGBT  Model equations  Model behavior  Numerical results  Conclusion

CAMBRIDGE UNIVERSITY NAPOLI UNIVERSITY ISIE, Dubrovnik, June 21st 2005 Motivation Available IGBT circuit models are not suited to Lateral IGBT Need for –a reliable physical based model for Lateral IGBT –usable in various circuit simulators Extension to different LIGBT technologies Important for smart power design

CAMBRIDGE UNIVERSITY NAPOLI UNIVERSITY ISIE, Dubrovnik, June 21st 2005 Thin SOI Lateral IGBT 600V PT Transparent buffer Source and Drain up to the BOX Current flow is horizontal and 1D

CAMBRIDGE UNIVERSITY NAPOLI UNIVERSITY ISIE, Dubrovnik, June 21st 2005 Differences with Vertical IGBT (1) Not zero carrier concentration at the collector edge for LIGBT

CAMBRIDGE UNIVERSITY NAPOLI UNIVERSITY ISIE, Dubrovnik, June 21st 2005 Differences with Vertical IGBT (2) Electrons injected from the n+ accumulation layer into the n- drift across the n+/n- junction. The structure features double injection (similar to a PIN or a thyristor)

CAMBRIDGE UNIVERSITY NAPOLI UNIVERSITY ISIE, Dubrovnik, June 21st 2005 Total charge and charge profile LIGBT Vertical IGBT Differences with Vertical IGBT (3)

CAMBRIDGE UNIVERSITY NAPOLI UNIVERSITY ISIE, Dubrovnik, June 21st 2005 Differences with Vertical IGBT (4) Depletion width vs. reverse voltage is influenced by 2D effects

CAMBRIDGE UNIVERSITY NAPOLI UNIVERSITY ISIE, Dubrovnik, June 21st 2005 Differences with Vertical IGBT (5) Depletion width LIGBT vs. Vertical IGBT 0V

CAMBRIDGE UNIVERSITY NAPOLI UNIVERSITY ISIE, Dubrovnik, June 21st 2005 Differences with Vertical IGBT (5) Depletion width LIGBT vs. Vertical IGBT 5V

CAMBRIDGE UNIVERSITY NAPOLI UNIVERSITY ISIE, Dubrovnik, June 21st 2005 Differences with Vertical IGBT (5) Depletion width LIGBT vs. Vertical IGBT 10V

CAMBRIDGE UNIVERSITY NAPOLI UNIVERSITY ISIE, Dubrovnik, June 21st 2005 Differences with Vertical IGBT (5) Depletion width LIGBT vs. Vertical IGBT 100V

CAMBRIDGE UNIVERSITY NAPOLI UNIVERSITY ISIE, Dubrovnik, June 21st 2005 Differences with Vertical IGBT (5) Depletion width LIGBT vs. Vertical IGBT 200V

CAMBRIDGE UNIVERSITY NAPOLI UNIVERSITY ISIE, Dubrovnik, June 21st 2005 Differences with Vertical IGBT (5) Depletion width LIGBT vs. Vertical IGBT 300V

CAMBRIDGE UNIVERSITY NAPOLI UNIVERSITY ISIE, Dubrovnik, June 21st 2005 Differences with Vertical IGBT (6) Depletion region mobile charge effect

CAMBRIDGE UNIVERSITY NAPOLI UNIVERSITY ISIE, Dubrovnik, June 21st 2005 IGBT models not suited for LIGBT Voltage rise at turn-off is faster due to lower charge in the epilayer and slower depletion width expansion

CAMBRIDGE UNIVERSITY NAPOLI UNIVERSITY ISIE, Dubrovnik, June 21st 2005 Spice sub-circuit model for LIGBT Currents and voltages Epilayer charge equation

CAMBRIDGE UNIVERSITY NAPOLI UNIVERSITY ISIE, Dubrovnik, June 21st 2005 Spice sub-circuit model for LIGBT Vj :Emitter junction Vdrift:Depends on the injected carriers –analytic solution Vmos:Mosfet (level 1)

CAMBRIDGE UNIVERSITY NAPOLI UNIVERSITY ISIE, Dubrovnik, June 21st 2005 Spice sub-circuit model for LIGBT I N (W) : Electron current through the level 1 Mosfet

CAMBRIDGE UNIVERSITY NAPOLI UNIVERSITY ISIE, Dubrovnik, June 21st 2005 Spice sub-circuit model for LIGBT I P (W) : Bipolar hole current

CAMBRIDGE UNIVERSITY NAPOLI UNIVERSITY ISIE, Dubrovnik, June 21st 2005 Spice sub-circuit model for LIGBT I N (0) : Electron current through the emitter junction

CAMBRIDGE UNIVERSITY NAPOLI UNIVERSITY ISIE, Dubrovnik, June 21st 2005 Spice sub-circuit model for LIGBT I PC_TRN :Transient current due to charge sweep-out Increasing Anode Voltage Stable Anode Voltage P0P0 PWPW WtWt W t+δt W t+2δ t Time is increasing 0

CAMBRIDGE UNIVERSITY NAPOLI UNIVERSITY ISIE, Dubrovnik, June 21st 2005 Base charge equation  I N (W) is the MOSFET current  I N (0) is the emitter edge electron current  I PC_TRN is the charge sweep out current  The last term is for the recombination in the base

CAMBRIDGE UNIVERSITY NAPOLI UNIVERSITY ISIE, Dubrovnik, June 21st 2005 Other model features  Carrier concentration dependent mobility model  Gate-Source Drain-Source and Gate-Drain capacitances are implemented  Physical based model with 17 parameters

CAMBRIDGE UNIVERSITY NAPOLI UNIVERSITY ISIE, Dubrovnik, June 21st 2005 NameMeaningUnit Vth Threshold voltageV Nb Drift dopingcm^-3 Wb Drift region length (51e-4)cm Wnw N well lengthcm Wfp Field plate extensioncm un Electron mobilitycm^2/Vs up Hole mobilitycm^2/Vs A Device transversal areacm^2 Kp Mos transconductanceA/V^2 NameMeaningUnit Isne P+ emitter inverse saturation current A Cbcj Body Drift region depletion capacitance factor F/cm^2 Cox oxide Gate Drain capacitanceF/cm^2 Cgs gate source capacitanceF/cm^2 Taub drift region ambipolar lifetime (0.35e-6) s pw_ratio P(0)/P(W) W_inc Depletion width expansion factor V_fp Field plate depletion voltageV Spice circuit parameters

CAMBRIDGE UNIVERSITY NAPOLI UNIVERSITY ISIE, Dubrovnik, June 21st 2005 Static characteristics

CAMBRIDGE UNIVERSITY NAPOLI UNIVERSITY ISIE, Dubrovnik, June 21st 2005 Model behavior Inductive Turn-off Expanded for I=1A, V=200V

CAMBRIDGE UNIVERSITY NAPOLI UNIVERSITY ISIE, Dubrovnik, June 21st 2005 V=200V, I=2A. V=400V, I=2A. Transient behavior

CAMBRIDGE UNIVERSITY NAPOLI UNIVERSITY ISIE, Dubrovnik, June 21st 2005 Resistive switch, 200  resistor load Transient behavior

CAMBRIDGE UNIVERSITY NAPOLI UNIVERSITY ISIE, Dubrovnik, June 21st 2005 Model behavior Toff Energy vs. Von as a function of lifetime

CAMBRIDGE UNIVERSITY NAPOLI UNIVERSITY ISIE, Dubrovnik, June 21st 2005 Conclusion A physical based circuit model for Lateral IGBT Implemented in Spice Defined through 17 physical parameters Compared against device numerical simulation Extendable to Thick SOI and JI-LIGBT