Status of the Optical Multiplexer Board 9U Prototype This poster presents the architecture and the status of the Optical Multiplexer Board (OMB) 9U for.

Slides:



Advertisements
Similar presentations
On the development of the final optical multiplexer board prototype for the TileCal experiment V. González Dep. of Electronic Engineering University of.
Advertisements

TileCal Optical Multiplexer Board 9U VME Prototype Cristobal Cuenca Almenar IFIC (Universitat de Valencia-CSIC)
Selection Board PRR G. Avoni, I. Lax, U. Marconi INFN Bologna PRR, 13/6/06.
June 19, 2002 A Software Skeleton for the Full Front-End Crate Test at BNL Goal: to provide a working data acquisition (DAQ) system for the coming full.
RoD set-up for the TileCal testbeam, 2003 period. 9th Workshop on Electronics for LHC Experiments Amsterdam, 30 september 2003 Jose Catelo, Cristóbal Cuenca,
The LAr ROD Project and Online Activities Arno Straessner and Alain, Daniel, Annie, Manuel, Imma, Eric, Jean-Pierre,... Journée de réflexion du DPNC Centre.
D EVELOPMENT & T ESTING : ADC BOARD FOR THE P ROMETEO T EST - BENCH MATTHEW SPOOR University of the Witwatersrand HEPP 2015.
E.Fullana, J. Torres, J. Castelo Speaker: Jose Castelo IFIC - Universidad de Valencia Tile Calorimeter – ROD Colmar, 11 Sept ROD General Requirements.
June 2006Juan A. Valls - FPA Project1 Producción y validación de los RODs Read-Out Driver (ROD)
DSP online algorithms for the ATLAS TileCal Read Out Drivers Cristobal Cuenca Almenar IFIC (University of Valencia-CSIC)
6 June 2002UK/HCAL common issues1 Paul Dauncey Imperial College Outline: UK commitments Trigger issues DAQ issues Readout electronics issues Many more.
Uli Schäfer 1 JEM1: Status and plans power Jet Sum R S T U VME CC RM ACE CAN Flash TTC JEM1.0 status JEM1.1 Plans.
E. Hazen, Boston University BU Meeting, Apr. 6, 2001 Front-end Readout of the CMS Hadronic Forward Calorimeter (HF) Conceptual Design (Summary) by Eric.
Various Topics Related to FEB Liang Han, Ge Jin University of Science and Technology of China Dec.21,2013.
Upgrade developments in Clermont-Ferrand Romeo Bonnefoy and François Vazeille Tilecal upgrade meeting (CERN, 13 June 2014) ● Handling tools ● Deported.
U niversity of S cience and T echnology of C hina Design for Distributed Scheme of WCDA Readout Electronics CAO Zhe University of Science and Technology.
Mathieu Goffe EUDET JRA1 meeting, DESY Wednesday 30 January 2008 IPHC, 23 rue du Loess BP 28, 67037, Strasbourg Cedex 02, France.
Proposal of new electronics integrated on the flanges for LAr TPC S. Cento, G. Meng CERN June 2014.
Status and planning of the CMX Philippe Laurens for the MSU group Level-1 Calorimeter Trigger General Meeting, CERN May 24, 2012.
Huazhong Normal University (CCNU) Dong Wang.  Introduction to the Scalable Readout System  MRPC Readout Specification  Application of the SRS to CMB-MRPC.
TID and TS J. William Gu Data Acquisition 1.Trigger distribution scheme 2.TID development 3.TID in test setup 4.TS development.
Trigger Supervisor (TS) J. William Gu Data Acquisition Group 1.TS position in the system 2.First prototype TS 3.TS functions 4.TS test status.
Leo Greiner IPHC testing Sensor and infrastructure testing at LBL. Capabilities and Plan.
PMF: front end board for the ATLAS Luminometer ALFA TWEPP 2008 – 19 th September 2008 Parallel Session B6 – Programmable logic, boards, crates and systems.
Leo Greiner IPHC meeting HFT PIXEL DAQ Prototype Testing.
M. Lo Vetere 1,2, S. Minutoli 1, E. Robutti 1 1 I.N.F.N Genova, via Dodecaneso, GENOVA (Italy); 2 University of GENOVA (Italy) The TOTEM T1.
Status of the Beam Phase and Intensity Monitor for LHCb Richard Jacobsson Zbigniew Guzik Federico Alessio TFC Team: Motivation Aims Overview of the board.
LNL 1 SLOW CONTROLS FOR CMS DRIFT TUBE CHAMBERS M. Bellato, L. Castellani INFN Sezione di Padova.
Evaluation of the Optical Link Card for the Phase II Upgrade of TileCal Detector F. Carrió 1, V. Castillo 2, A. Ferrer 2, V. González 1, E. Higón 2, C.
BI day 2011 T Bogey CERN BE/BI. Overview to the TTpos system Proposed technical solution Performance of the system Lab test Beam test Planning for 2012.
Status of Global Trigger Global Muon Trigger Sept 2001 Vienna CMS-group presented by A.Taurok.
CPT Week, April 2001Darin Acosta1 Status of the Next Generation CSC Track-Finder D.Acosta University of Florida.
CMX status and plans Yuri Ermoline for the MSU group Level-1 Calorimeter Trigger Joint Meeting CERN, October 2012,
Status and planning of the CMX Wojtek Fedorko for the MSU group TDAQ Week, CERN April , 2012.
FED RAL: Greg Iles5 March The 96 Channel FED Tester What needs to be tested ? Requirements for 96 channel tester ? Baseline design Functionality.
Algorithms for the ROD DSP of the ATLAS Hadronic Tile Calorimeter
Status of NA62 straw electronics Webs Covers Services Readout.
LHCb front-end electronics and its interface to the DAQ.
Guido Haefeli CHIPP Workshop on Detector R&D Geneva, June 2008 R&D at LPHE/EPFL: SiPM and DAQ electronics.
Monday December DESY1 GDCC news Franck GASTALDI.
KLM Trigger Status Barrel KLM RPC Front-End Brandon Kunkler, Gerard Visser Belle II Trigger and Data Acquistion Workshop January 17, 2012.
SRS Activities at IFIN-HH: VMM2 Hybrid, FECv6 Firmware, High- Density Optical ATCA-SRS Mezzanine Sorin Martoiu, Michele Renda, Paul Vartolomei (IFIN-HH.
1 Calorimeter electronics Upgrade Outcome of the meeting that took place at LAL on March 9th, 2009 Calorimeter Upgrade Meeting Barcelona March 10th-11st,
FVTX Electronics (WBS 1.5.2, 1.5.3) Sergey Butsyk University of New Mexico Sergey Butsyk DOE FVTX review
FPGAs in ATLAS Front-End Electronics Henrik Åkerstedt, Steffen Muschter and Christian Bohm Stockholm University.
11 October 2002Paul Dauncey - CDR Introduction1 CDR Introduction and Overview Paul Dauncey Imperial College London.
Common test for L0 calorimeter electronics (2 nd campaign) 4 April 2007 Speaker : Eric Conte (LPC)
ALIBAVA system upgrade Ricardo Marco-Hernández IFIC(CSIC-Universidad de Valencia) 1 ALIBAVA system upgrade 16th RD50 Workshop, 31 May-2 June 2010, Barcelona.
BPM stripline acquisition in CLEX Sébastien Vilalte.
Setup, Tests and Results for the ATLAS TileCal Read Out Driver Production J. Alberto Valero Biot IFIC - University of Valencia 12th LECC - September.2006.
VME64x Digital Acquisition Board (TRIUMF-DAB) Designed to handle 2 channels of 12-bit 40MHz Data Will be used for both the LTI & LHC beam position system.
M. Adinolfi – University of Oxford – MAPMT Workshop – Imperial College 27 June Status of the PINT chip M. Adinolfi University of Oxford.
Upgrade: Calo Trigger Calorimeter detector 20 Link = 4 copper wire Serial LVDS 280Mhz 32
1 Status of Validation Board, Selection Board and L0DU Patrick Robbe, LAL Orsay, 19 Dec 2006.
Standard electronics for CLIC module. Sébastien Vilalte CTC
29 May 2009 Henk Boterenbrood, Augusto Ceccucci, Bjorn Hallgren, Mauro Piccini and Helmut Wendler 1 The Calorimeter Recorder CARE.
Laboratoire de l’Accélérateur Linéaire (IN2P3-CNRS) Orsay, France Olivier Duarte December th 2009 LHCb upgrade meeting Tests Front-end Status  Necessity.
Rutherford Appleton Laboratory September 1999Fifth Workshop on Electronics for LHC Presented by S. Quinton.
1 Timing of the calorimeter monitoring signals 1.Introduction 2.LED trigger signal timing * propagation delay of the broadcast calibration command * calibration.
August 24, 2011IDAP Kick-off meeting - TileCal ATLAS TileCal Upgrade LHC and ATLAS current status LHC designed for cm -2 s 7+7 TeV Limited to.
AHCAL Electronics. Status of Integration Mathias Reinecke for the DESY AHCAL developers AHCAL main and analysis meeting Hamburg, July 16th and 17th, 2009.
E. Hazen - DTC1 DAQ / Trigger Card for HCAL SLHC Readout E. Hazen - Boston University.
Sergio Vergara Limon, Guy Fest, September Electronics for High Energy Physics Experiments.
Back-end Electronics Upgrade TileCal Meeting 23/10/2009.
Alberto Valero 17 de Diciembre de 2007
Production Firmware - status Components TOTFED - status
A New Clock Distribution/Topology Processor Module for KOTO (CDT)
ECAL OD Electronic Workshop 7-8/04/2005
8-layer PC Board, 2 Ball-Grid Array FPGA’s, 718 Components/Board
RoD set-up for the TileCal testbeam, 2003 period.
Presentation transcript:

Status of the Optical Multiplexer Board 9U Prototype This poster presents the architecture and the status of the Optical Multiplexer Board (OMB) 9U for the ATLAS/LHC Tile hadronic calorimeter (TileCal). This board will analyze the front-end data CRC to prevent bit and burst errors produced by radiation. Besides, due to its position within the data acquisition chain it will be used to emulate front-end data for tests. The first two prototypes of the final OMB 9U version have been produced at CERN. Detailed design issues and manufacture features of these prototypes are described. Functional descriptions of the board on its two main operation modes as CRC checking and data ROD injector are explained as well as other functionalities. Finally, the schedule for next year when the production of the OMB will be take place is also presented. J. Torres, V. González, E. Sanchis Dept. Ingeniería Electrónica, Universidad de Valencia – ETSE J. Abdallah, V. Castillo, C. Cuenca, A. Ferrer, E. Fullana, E. Higón, J. Poveda, A. Ruiz-Martínez, B. Salvachúa, C. Solans, A. Valero, J. A. Valls I.F.I.C. – Centro Mixto Universidad de Valencia – C.S.I.C. Optical Multiplexer Board 6U The functionalities described in previous are implemented in the 6U prototype of the OMB. This prototype has two main functions: checking of the incoming data and data generation. Two input fibers from each FEB with redundant information arrive to the OMB 6U. The checking of the front-end data is based on real time calculation of the CRC of the data received on both input fibers. The second OMB functionality is the data generation and injection to the RODs. TileCal Experiment Description TileCal is the hadronic tile calorimeter of the ATLAS-LHC experiment and consists in terms of electronic readout of roughly channels read each 25 ns. To reduce data loss due to radiation effects, the TileCal collaboration decided to include data redundancy in the output links of the FrontEnd. This was accomplished using two optical fibres which transmit the same data. The final OMB 9U prototype is designed from the 6U board experience. This prototype is conceived in a 1 to 1 ratio with respect to the RODs, i.e. each board has 16 input links and 8 output links, setting the final format in a 9U VME standard board. From the functionality point of view there are some minor modifications being the most important, the inclusion of the TTC receiver chip. This would lead to the possibility receiving the trigger directly from the TTC system. In view of future upgrades and to increase the functionality the design includes four PMC connectors for mezzanine boards connected to the CRC FPGAs and is designed for 80 MHz operating frequency instead of the nominal 40 MHz of the LHC. This last issue poses some problems related to signal integrity and component placement aspects. Among them, the use of a single JTAG chain for the programming of all the FPGA chips in the board, the bus connecting the VME controller and the CRC controllers and the clock distribution are the main concerns. Optical Multiplexer Board 9U Description The OMB final prototype layout is a 10 layer PCB which optimize the cross-section to minimize signal integrity problems. This figure shows the top layer layout with the main components. In the OMB 9U board there are more than 1200 components connected with more than 2000 nets. Optical Multiplexer Board 9U The components distribution is not uniform and they are mainly placed near the front-panel since these components are used to process or to inject data through the optical connector placed in the front-panel. The mezzanine connectors for the daughterboard cards are mounted in the center of the board. Finally, the VME interface and the TTC receiver are placed close to the VME connectors. The first OMB 9U prototype board is actually being validated. The conclusions drew during this phase will help us to implement minor changes before starting the production. At the same time, the firmware and control software are being developed to fulfill all the requirements. TWEPP 07 Prague, Czech Republic