1 Design of 8- Bit ALU Neelam Chaudhari Archana Mulukutla Namita Mittal Madhumita Sanyal Advisor : Dr. David Parent Date : May 8, 2006.

Slides:

Advertisements

Similar presentations

L23 – Adder Architectures. Adders  Carry Lookahead adder  Carry select adder (staged)  Carry Multiplexed Adder  Ref: text Unit 15 9/2/2012 – ECE 3561.

Advertisements

ALU Organization Michael Vong Louis Young Rongli Zhu Dan.

1 Specifications Functionality: AND, OR, XOR, ADD Maximum propagation delay : 2ns Power budget: 30mW Area: 200 µm ×400µm Prepared by: Christie Ma, Manjul.

Introduction So far, we have studied the basic skills of designing combinational and sequential logic using schematic and Verilog-HDL Now, we are going.

1 8-Bit Barrel Shifter Cyrus Thomas Ekemini Essien Kuang-Wai (Kenneth) Tseng Advisor: Dr. David Parent December 8, 2004.

1 4-BIT ARITHMETIC LOGIC UNIT MOTOROLA SN54/74LS181 Arora Shalini Guttal Pratibha Modgi Chaitali Shanmugam Ramya Advisor: Dave Parent Date:

1 8-bit X 8-bit SRAM and 3 X 8 Decoder Irina Vazir, Prabhjot Balaggan and Sumandeep Kaur Advisor: Dr. David Parent December 06, 2004.

1 Hamming Code Clarissa David Timmy Lau WingChing Lin Jonathan Lee Advisor: Dr. David Parent December 7, 2005.

1 Serial Multiplier Ann Zhou Ying Yan Wei Liang Advisor: David Parent May 17 th, 2004.

1 Encoding Logic for 5 bit Analog to Digital Converter By:Kaneez Fatimah Ranjini Bhagavan Padmavathy Desikachari Veena Jain Advisor: Dr. David Parent Date:

6-BIT THERMOMETER CODER

1 4 - Bit Arithmetic Logic Unit 74HC/HCT181 Aruna Ketaraju Sowmya Paramkusam Balakrishna Peddireddi Advisor: Dave Parent 12/06/2004.

1 4-bit Decimation Filter Rashmi Joshi Siu Kuen(Steve) Leung Cuong Trinh Advisor: Dr. David Parent December 5, 2005.

1 Modular Arithmetic Logic Unit By Salvador Sandoval & Lucas Morales Advisor: Dave Parent December 6, 2004.

1 16 BIT KOGGE-STONE TREE ADDER Shayan Kazemkhani Nghia Do Jia Kang Yu Toan Luong Advisor: David Parent May 8 th 2006.

San Jose State University Department of Electrical Engineering Dec 5th, Fall 2005 EE 166 PROJECT Advisor: Prof. David Parent Group Members Radhika Arora,

1 Hamming Code Clarissa David Timmy Lau WingChing Lin Jonathan Lee Advisor: Dr. David Parent December 5, 2005.

1 4-bit ALU Cailan Shen Ting-Lu Yang Advisor: Dr. Parent May 11, 2005.

1 4-BIT ARITHMETIC LOGIC UNIT Motorola MC54/74F181 Heungyoun Kim Lu Gao Jun Li Advisor: Dr. David W. Parent DATE: 12/05/2005.

1 Simple FPGA David, Ronald and Sudha Advisor: Dave Parent 12/05/2005.

1 Design of 4- BIT ALU Swetha Challawar Anupama Bhat Leena Kulkarni Satya Kattamuri Advisor: Dr.David Parent 05/11/2005.

San Jose State University Electrical Engineering EE Bit Serial to Parallel Converter Prof. David Parent, PhD Members: Quang Ly Derek Kwong Hector.

1 ACS Unit of Viterbi Decoder Audy,Garrick Ng, Ichang Wu, Wen-Jiun Yong Advisor: Dave Parent Spring 2005.

1 DESIGN OF 4-BIT ALU Fairchild Semiconductor DM74LS181 Prashanth Kommuri Akram Khan Gopinath Akkinepally Advisor: Dr. David W. Parent 5 December 2005.

1 4 Bit ALU with Carry Look Ahead Generator Piyu Singh Dhaker Kedar Bhatawadekar Nikhat Baig Advisor: Dave Parent DATE:12/05/05.

1 64-Bit AND Gate Phong Nguyen Steve Turner Harpreet Dhillon Mahrang Saeed Advisor: Dave Parent 5/8/06.

1 Serial Decoder & Multiplexer Ryan Bruno Gly Cruz Frank Gurtovoy Christopher Plowman Advisor: Dr. David Parent May 11 (or 16), 2005.

IMPLEMENTATION OF µ - PROCESSOR DATA PATH

1 5-bit Flash Encoder Nam Van Do, Dave Flores, Shawn Smith Advisor: Dr. David Parent December 6, 2004.

1 8-Bit Binary-to-Gray Code Converter Mike Wong Scott Echols Advisor: Dave Parent May 11, 2005.

SADDAPALLI RUDRA ABHISHEK

Advisor: Prof. David W. Parent Presentation Date: 12/05/05

4-bit ALU Yamei Li, Yuping Liang Hua Qu, James Hsu

1 8-Bit Comb Filter Shweta Agarwal, Kevin Federico, Chad Schrader, Jing Liu Advisor: Professor David Parent Date: May 11, 2005.

1 4-Bit ALU Chun-Wai Lee Shiela Valenciano Advisor: Dr. David Parent 12/05/05.

1 Design of 4-bit ALU Swathi Dasoju Mahitha Venigalla Advisor: David W.Parent 6 th December 2004.

1 8 Bit Gray Code Converter Rasha Shaba Hala Shaba Kai Homidi Advisor: David Parent DATE 12/06/04.

1 DESIGN OF 8-BIT ALU Vijigish Lella Harish Gogineni Bangar Raju Singaraju Advisor: Dr. David W. Parent 8 May 2006.

1 4 BIT Arithmetic Logic Unit (ALU) Branson Ngo Vincent Lam Mili Daftary Bhavin Khatri Advisor: Dave Parent DATE: 05/17/04.

4 Bit Arithmetic Logic Unit Presented by Ipsita Praharaj, Shalaka Ghawate Advisor: Dr. David Parent Date:05/11/04.

4 Bit ALU Geeping (Frank) Liu, Kasem Tantanasiriwong,

1 5 bit binary to 1 of 32 select decoder (to be used in 5 bit DAC) Dan Brisco, Steve Corriveau Advisor: Dave Parent 14 May 2004.

1 8 Bit ALU EE 166 Design Project San Jose State University Roger Flores Brian Silva Chris Tran Harizo Yawary Advisor: Dr. Parent May 2006.

8-Bit Gray Code Converter

1 ACS Unit for a Viterbi Decoder Garrick Ng, Audelio Serrato, Ichang Wu, Wen-Jiun Yong Advisor: Professor David Parent EE166, Spring 2005.

1 5-bit Decimation Filter Loretta Chui, Xiao Zhuang Hock Cheah, Gita Kazemi Advisor: David Parent December 6, 2004.

1 8 Bit ALU Rahul Vyas Gyanesh Chhipa Jaimin Shah Advisor: Dr. David W. Parent 05/08/2006.

1 4 BIT Arithmatic and Logic Unit (Fairchild DM74LS181) Kunjal Shah Radha Dharmana Rutu Pandya Vennela Patchala. Advisor: Dr. David, Parent December 5,

1 Error Detecting Adder Yugandhar Asmath Saikiran Vodela Pavan Polum Puneet Shrivastava Advisor: Dr. David W Parent 8 th May 2006.

4 BIT Arithmetic And Logic Unit (ALU) Philips 74HC/HCT181 Brijesh Chavda Meet Aghera Mrugesh Chandarana Sandip Patel Adviser David Parent Date: 12/03/05.

1 4 Bit Arithmetic Logic Unit Adithya V Kodati Hayagreev Pattabhiraman Vemuri Koneswara Advisor: Dave Parent 12/4/2005.

Lec 17 : ADDERS ece407/507.

Adders, subtractors, ALUs

 Arithmetic circuit  Addition  Subtraction  Division  Multiplication.

1 Four-Bit Serial Adder By Huong Ho, Long Nguyen, Lin-Kai Yang Ins: Dr. David Parent Date: May 17 th, 2004.

Team MUX Adam BurtonMark Colombo David MooreDaniel Toler.

ECE 3110: Introduction to Digital Systems Chapter 6 Combinational Logic Design Practices Adders, subtractors, ALUs.

1 CPSC3850 Adders and Simple ALUs Simple Adders Figures 10.1/10.2 Binary half-adder (HA) and full-adder (FA). Digit-set interpretation: {0, 1}

1 Carry Lookahead Logic Carry Generate Gi = Ai Bi must generate carry when A = B = 1 Carry Propagate Pi = Ai xor Bi carry in will equal carry out here.

Design of 4-bit ALU.

Arithmetic Logic Units

Arithmetic-Logic Units. Logic Gates AND gate OR gate NOT gate.

Written by Whitney J. Wadlow

1 The ALU l ALU includes combinational logic. –Combinational logic  a change in inputs directly causes a change in output, after a characteristic delay.

Combinational Circuits

4 BIT Arithmetic Logic Unit (ALU)

Digital Decode & Correction Logic

ADPCM Adaptive Differential Pulse Code Modulation

Design of an 8 Bit Barrel Shifter

Advisor: Jin-Fu Li TA: Shin-Yo Lin

Presentation transcript:

1 Design of 8- Bit ALU Neelam Chaudhari Archana Mulukutla Namita Mittal Madhumita Sanyal Advisor : Dr. David Parent Date : May 8, 2006

2 Agenda Abstract Introduction –Why –Theory behind. –Back Ground information (Lit. Review) Summary of Results Project (Experimental) Details Results Cost Analysis Conclusions

3 Abstract We designed 8- bit ALU using Kogge Stone Tree Adder. Specifications: Frequency : 200MHz Area: 631 * 850 Sq.um Power : 0.2mW Functionality: Logical operations : A AND B, A XOR B Arithmetic Operations : A+B

4 Kogge Stone Adder. (retrieved from

5 Block Diagram AOI 3333 Propagate & Generate Block CARRY NETWORK SUM GENERATOR AOI :1 MUX Output P G

6 Introduction Why this Project? ALU is Basic Building Block of several circuits. Challenging to implement CLA with least number of logic levels and fan-ins. Look ahead across the look-ahead carry tree. Gives us a hands-on design experience on the concepts learnt in EE166.

7 Schematic Longest Path

8 Longest Path Calculations Note: All widths are in microns and capacitances in fF Propagation delay/ Logic level : 5ns/16

9 Logic Verification Sum Arithmetic Operation (A+B) A B Cout 1

10 Logic Verification (contd.) XOR Logical Function: A XOR B A  B 

11 Layout DRC Verified

12 Layout verification

13 Test Bench

14 Simulations

15 Cost Analysis Time spent on each phase of the project –Verifying logic - 3 Weeks –Verifying timing - 2 Weeks –Layout - 4 Weeks –Post Extracted Timing - 2 days

16 Lessons Learnt Planning is very important. Start early and have clear estimation of the work to be done. Give more time for the layout stage.

17 Summary Designed and tested almost all the design units learnt in the class. This design can be modified to be used in higher order bit ALU’s and more functions. We designed 8-Bit ALU working at 200 MHz speed,driving 20fF load.

18 Acknowledgements Thanks to Cadence Design Systems for the VLSI lab and Remote Login. Thanks to Hummingbird for remote login. Thanks to Professor David Parent for his valuable guidance.