1 3-Tap FIR Filter Optimizations By: Jeff Rybczynski CMPE 222.

Slides:



Advertisements
Similar presentations
Combining Like Terms and Distributive Property
Advertisements

Programmable FIR Filter Design
Carry Lookahead Homework
Commercial FPGAs: Altera Stratix Family Dr. Philip Brisk Department of Computer Science and Engineering University of California, Riverside CS 223.
Calculator Lab Exercises Bruce Wile, IBM Design Automation Conference Sunday, June 9, 2002.
FIR Filter CMPE 222 – Project Divya Misra Gnanapriya Mohanavelu.
FIR Tap Filter Optimization CE222 Final Project Spring 2003 S oleste H ilberg N icole S tarr.
More Realistic 16-Tap FIR Presented By Lihua, DONG Deyan, LIU.
CMPE222 Final Project Presentation More Optimization on FIR Manju Anand 06/03/03.
Презентація за розділом “Гумористичні твори”
Центр атестації педагогічних працівників 2014
Галактики і квазари.
Характеристика ІНДІЇ.
Процюк Н.В. вчитель початкових класів Боярської ЗОШ І – ІІІ ст №4
Solving a System of Equations by ELIMINATION. Elimination Solving systems by Elimination: 1.Line up like terms in standard form x + y = # (you may have.
Drill Solve the linear system by substitution. 1.y = 6x – 11 -2x – 3y = x + y = 6 -5x – y = 21.
Solving Systems of Linear Equations By Elimination.
ECE 551 Digital System Design & Synthesis Lecture 11 Verilog Design for Synthesis.
(c) MathScience Innovation Center 2007 Solving Linear Systems Trial and Error Substitution Linear Combinations (Algebra) Graphing.
ECE 448: Lab 4 FIR Filters.
Basic Laws Of Math x
4-1 6 th grade math Exponents. Objective To write and evaluate exponential expressions Why? To prepare you for higher learning in math and science. To.
100 Solve 3 X 7 = ? using base 10 blocks Build a 3 X 7 array! X.
Multiplying decimals. What is the answer to 0.26 x 0.6? In order to work this out you must be able to multiply the whole numbers together In fact do just.
Scott Robinson Aaron Sikorski Peter Phelps.  Introduction  FIR Filter Design  Optimization  Application  Edge Detection  Sobel Filter  Communications.
How to Multiply: Distributive x 62 x 60 x = 2790 Step 1: Multiply 45 by the expanded form of 62 (60+2). Step 2: Add together.
The Product Rule Complete the warm-up on your notesheet.
PROPERTIES OF EXPONENTS
Духовні символи Голосіївського району
Multiplication Properties of Exponents. To multiply two powers that have the same base, you ADD the exponents. OR.
ALGEBRA READINESS LESSON 10-2 Warm Up Lesson 10-2 Warm-Up.
Low Power IP Design Methodology for Rapid Development of DSP Intensive SOC Platforms T. Arslan A.T. Erdogan S. Masupe C. Chun-Fu D. Thompson.
Solving Systems by Elimination 5.4 NOTES, DATE ____________.
1-5 Simplifying Algebraic Expressions Do Now Evaluate each algebraic expression for y = y + y2. 7y 3. 10y – 4y4. 5y 2 + y
Elimination Method - Systems. Elimination Method  With the elimination method, you create like terms that add to zero.
Solving a System of Equations by ELIMINATION. Elimination Solving systems by Elimination: 1.Line up like terms in standard form x + y = # (you may have.
Solving Systems of Equations using Elimination
Multiplying 2 Digit Factors
Mr. Miehl
Solving Linear Systems by Linear Combinations
Substitution, Elimination, Graphing, Matrices
The performance requirements for DSP applications continue to grow and the traditional solutions do not adequately address this new challenge Paradigm.
VLSI Programming 2IMN35 Lab 1 Questionnaire
Проф. д-р Васил Цанов, Институт за икономически изследвания при БАН
ЗУТ ПРОЕКТ на Закон за изменение и допълнение на ЗУТ
О Б Щ И Н А С И Л И С Т Р А П р о е к т Б ю д ж е т г.
Електронни услуги на НАП
Боряна Георгиева – директор на
РАЙОНЕН СЪД - БУРГАС РАБОТНА СРЕЩА СЪС СЪДЕБНИТЕ ЗАСЕДАТЕЛИ ПРИ РАЙОНЕН СЪД – БУРГАС 21 ОКТОМВРИ 2016 г.
Сътрудничество между полицията и другите специалисти в България
Съобщение Ръководството на НУ “Христо Ботев“ – гр. Елин Пелин
НАЦИОНАЛНА АГЕНЦИЯ ЗА ПРИХОДИТЕ
ДОБРОВОЛЕН РЕЗЕРВ НА ВЪОРЪЖЕНИТЕ СИЛИ НА РЕПУБЛИКА БЪЛГАРИЯ
Съвременни софтуерни решения
ПО ПЧЕЛАРСТВО ЗА ТРИГОДИШНИЯ
от проучване на общественото мнение,
Васил Големански Ноември, 2006
Програма за развитие на селските райони
ОПЕРАТИВНА ПРОГРАМА “АДМИНИСТРАТИВЕН КАПАЦИТЕТ”
БАЛИСТИКА НА ТЯЛО ПРИ СВОБОДНО ПАДАНЕ В ЗЕМНАТА АТМОСФЕРА
МЕДИЦИНСКИ УНИВЕРСИТЕТ – ПЛЕВЕН
Стратегия за развитие на клъстера 2015
Моето наследствено призвание
Правна кантора “Джингов, Гугински, Кючуков & Величков”
Безопасност на движението
2 code samples int [] array; int i, j, temp; for(i = 0; i < array.length/2; i++) { j = array.length-1-i; temp = array[i]; array[i] = array[j]; array[j]
ECE 448: Lab 4 FIR Filters.
7-2 Multiplying powers with the same base.
Do Now Evaluate each algebraic expression for y = 3. 3y + y y
Solving Systems by ELIMINATION
Presentation transcript:

1 3-Tap FIR Filter Optimizations By: Jeff Rybczynski CMPE 222

Monday, June 02, 2003FIR Optimization – Jeff Rybczynski2 3-Tap FIR Filter Design

Monday, June 02, 2003FIR Optimization – Jeff Rybczynski3 FIR Filter Control Six States meaning 3 bit State Variable Each Multiply is in a separate state Asynchronous Reset

Monday, June 02, 2003FIR Optimization – Jeff Rybczynski4 FIR Filter Data Path 3 Independent Multiply Operations 3 Independent Addition Operations Not order dependent

Monday, June 02, 2003FIR Optimization – Jeff Rybczynski5 Optimized FIR Control Take out extra calculate steps and place all the multiplies in one CALC state Add the values from the multiply step together in ADD state Place value directly into result before you raise output_ready

Monday, June 02, 2003FIR Optimization – Jeff Rybczynski6 Changes to the Verilog Code 3'b100 : begin output_ready <= 1'b0; rin <= sample; end 3'b110 : acc <= rin * 24'h702a78; 3'b111 : acc <= rs0 * 24'h acc; 3'b101 : acc <= rs1 * 24'h4fd547 + acc; 3'b001 : begin output_ready <= 1'b1; result <= acc; rs1 <= rs0; rs0 <= rin; end default : begin acc <= 24'h000000; output_ready <= 1'b0; end Original Verilog Code

Monday, June 02, 2003FIR Optimization – Jeff Rybczynski7 Changes to the Verilog Code Optimized Code 2'b00 : begin output_ready <= 1'b0; rin <= sample; end 2'b10 : begin temp1 <= rin * 24'h702a78; temp2 <= rs0 * 24'h800000; temp3 <= rs1 * 24'h4fd547; end 2'b11 : begin result <= temp1 + temp2 + temp3; rs1 <= rs0; rs0 <=rin; output_ready <=1’b1 end 2'b01 : output_ready <= 1'b0;

Monday, June 02, 2003FIR Optimization – Jeff Rybczynski8 Array Multiplier Similar to how you multiply by hand Cascading Array multiplier blocks 6x6 Multiplier

Monday, June 02, 2003FIR Optimization – Jeff Rybczynski9 Array Multiplier Block

Monday, June 02, 2003FIR Optimization – Jeff Rybczynski10 Array Multiplier

Monday, June 02, 2003FIR Optimization – Jeff Rybczynski11 Add Array Multiplier to Verilog Code New Code: array_multi a(temp1,rin, 24'h702a78); array_multi b(temp2,rs0, 24'h800000); array_multi c(temp3,rs1, 24'h4fd547); Old Code: temp1 <= rin * 24'h702a78; temp2 <= rs0 * 24'h800000; temp3 <= rs1 * 24'h4fd547;

Monday, June 02, 2003FIR Optimization – Jeff Rybczynski12 FIR Designs AreaTime Original FIR Design ns Optimized FIR 3 Latency ns Optimized FIR Array Multiplier ns