IRS Chip Testing Report 09/09/2010 Chih-Ching Chen and Chiu-Chuan Ming-Yuan.

Slides:



Advertisements
Similar presentations
Pixel Chip Testing S. Easo, RAL Current Status of the Pixel Chip Testing. Plans for an LHCb Test Setup at CERN.
Advertisements

Mark Neil - Microprocessor Course 1 Device Drivers – Digital Voltmeter.
CHAMP ASIC: Hawai‘i part
RefTek Systems Training
University of Toronto ECE530 Analog Electronics Review of MOSFET Device Modeling Lecture 2 # 1 Review of MOSFET Device Modeling.
ITOP LEPS Beam Test Analysis LYNN WOOD JULY 17, 2013 PACIFIC NORTHWEST NATIONAL LABORATORY.
The status of amplifier circuit for HPD Student, Tokyo Metropolitan Univ. M1, Takayuki Seki Advisor, KEK, Hirokazu Ikeda /designing of amplifier for HPD.
STARLight PDR 3 Oct ‘01I.1 Miller STARLight Control Module Design Ryan Miller STARLight Electrical Engineer (734)
1 Tracking Tests of DHC Tower Update - 10/01/2003 Kurt Francis - Northern Illinois University.
Large Area, High Speed Photo-detectors Readout Jean-Francois Genat + On behalf and with the help of Herve Grabas +, Samuel Meehan +, Eric Oberla +, Fukun.
ANITA Calibration System Jason Link University of Hawaii ANITA Collaboration Meeting at UCI 4/7/05 – 4/9/05.
AR2FL July 22, 2004 Anton, Campion, Mitch. Remaining Issues / Status One AR3FL board was stuffed in April by Godwin has been examined carefully. All locations.
ATLAS TRT R. Van Berg, Sept. 2, ASDBLR & DTMROC Testing Production Run Completion Rick Van Berg for Gabe Hare, Mike Reilly.
Cosmic Ray Test Stand with Scintillating Cells for Digital Hadron Calorimeter As of 9am 05/28/2003.
Jianchun Wang Syracuse University 10/16/99 CLEO Meeting Outline DAQ problems solved Recent results Status of DAQ Work to be done.
1 New dividers for LAV photomultipliers G.Corradi,D.Tagnani,C.Paglia, M. Raggi LAV working group CERN 3/2/2010.
Electromechanical Systems “Robotic Sorting System” Brent GuyJonathan Penney.
1 DAQ Update. 2 DAQ Status DAQ was running successfully and stably in ’07 beam time Trigger bus scheme has proven to be very flexible – Added additional.
Chapter 8: The Complete Response of RL and RC Circuits ©2001, John Wiley & Sons, Inc. Introduction To Electric Circuits, 5th Ed Chapter 8 The Complete.
Oct, 2000CMS Tracker Electronics1 APV25s1 STATUS Testing started beginning September 1 wafer cut, others left for probing 10 chips mounted on test boards.
PPIB and ODMB Status Report Rice University April 19, 2013.
Time Meeting 2/3/2015 PHENIX Run-15 Status Douglas Fields PHENIX Run-15 Run Coordinator University of New Mexico.
12 February 2002 Cal Mtg - D0 Collaboration Alan L. Stone Louisiana Tech University ICD LED Run Status Purpose ADC to GeV Conversion Basics of ICD LED.
The LST High Voltage System LST Readiness Review May 5, 2004 Klaus Honscheid Ohio State University.
  Charge – coulombs (Q)  Charge of an e - & p + = 1.6 x coulombs  F e = KQ 1 Q 2 /r 2 (Coulombs Law)  Current (I) – amperes (amps) = I = Q/sec.
PSD Chip Calculations. Energy Conversions Erad Energy of incident radiation (MeV) evis Energy of visible photon radiation (eV) εcon Conversion efficiency.
8/9/2000T.Matsumoto RICH Front End RICH FEE Overview PMT to FEE signal connection Trigger Tile Summation of Current RICH LVL-1 Trigger Module1,2 What is.
N. Saoulidou, Fermilab1 Study of the QIE Response (Current Injection Mode) & development of diagnostic tools
06/02/02CERN - LARG meeting1 CALIBRATION BOARD STATUS  Status of the DMILL chips used on the calib. boards  Low Offset Op Amps: Offset measurements 
Department of Electrical and Computer Engineering SDP team Yngvesson Ioan Tihenea Tomas Broka Dmitriy Stupak Sergey Derivolkov IR CARBON NANO- TUBE TRANCEIVER.
SLAC fDIRC data processing for Hawai’i electronics (SLAC experiment T-492 ) Larry Ruckman & Gary Varner Instrumentation Development Laboratory (ID-Lab)
Jan, 2001CMS Tracker Electronics1 Hybrid stability studies Multi – chip hybrid stability problem when more then ~ 2 chips powered up -> common mode oscillation.
Mar. 18, 2009 HAPD ASIC Status Super KEKB Meeting 1 S.Nishida (KEK) S. Nishida HAPD ASIC Status Super KEKB Meeting Mar. 18, 2009 KEK.
December 14, 2006Anuj K. Purwar1 Design proposal for Read Out Card (ROC) Anuj K. Purwar December 14, 2006 Nevis Meeting.
HBD electronics status All the ADC and XMIT boards are installed. –Top 3 crates are for the ADC, XMIT boards –Bottom crate is for test pulse boards/future.
datasourc e + itemRenderer + layout Storag e Data Source.
Electronic Report Pigi. HV-LV-ADC status Sometimes “repaired boards” are not working properly and so I would like to propose you to: – Test and qualify.
Getting faster bandwidth HervéGrabas Getting faster bandwidth - Hervé Grabas1.
Sampling chip psTDC_02 Jean-Francois Genat – Herve Grabas Mary Heinz – Eric Oberla 1/27/ psTDC_02 presentation.
Introduction to Sensors and Calibration Factors. Choosing a suitable recording range on a data logger Logger will have several range options: e.g. -10.
May E906 Work and Status TDC readout – One full TDC board, 4 ECL cables/modules KTEV UCLA LV PS – Thanks Dave N.! – +/- 5V, 18A each – Spade /10-12AWG.
MIDI. MIDI, which means: Musical Instrument Digital Interface, is a digital communications protocol. In August of 1983, music manufacturers agreed on.
Upgrade of the MEG liquid xenon calorimeter with VUV-light sensitive large area SiPMs Kei Ieki for the MEG-II collaboration 1 II.
Daniel Červenkov, Peter Kodyš, Ján Scheirich, IPNP, Charls University in Prague 12 th – 15 th June 2013 Ringberg Castle
E.Guschin (INR,Moscow) 20 January 2006PS/SPD meeting CERN PS/SPD LED monitoring system status In December 2005: –All splitters and drivers are delivered.
A 2 Gsps Waveform Digitizer ASIC in CMOS 180 nm Technology
PGA309EVM-USB Click “Create Model File Emulator File”;
New hardware and software were created to support the solid DT direct heating work A Cernox RTD thermometer was mounted inside the DT cell, 1 mm behind.
How to avoid catching things on fire.
Electronics for the E-CAL physics prototype
Latches and Flip-flops
FIGURE 15-1 All computer systems perform four basic functions: input, processing, storage, and output.
FIGURE 15-1 All computer systems perform four basic functions: input, processing, storage, and output.
APV Lectures APV FE Basic Building Blocks How Our Testing Works
APV Lectures APV FE Basic Building Blocks How Our Testing Works
TOF Clock Distribution
Chip Layout 27 F2 50 F2 35 F2 LUT 27 F2 50 F2 35 F2 27 F2 50 F2 35 F2
Errecting TMS-580 Control room CT /-PT Platform.
500 nm WRITE VOLTAGE 0 V.
Comparing Series and Parallel Circuits
-·.-...-· A. -.. ) ,.,.. -.,., · o# --·'1>,.. ·-·-. ·-· ;'/' : ,.,. - ' p ·-·- ·-- 'II"; -.-. t-.. p
Series 5300 Lithium Cell Formation System
C.2.10 Sample Questions.
Series Circuits.
C.2.8 Sample Questions.
C.2.8 Sample Questions.
The Ohio State University USCMS EMU Meeting, FNAL, Oct. 29, 2004
For More Details:
Jean-Francois Genat, Herve Grabas, Eric Oberla August 2d 2010
Group 9 Andrew White Ryan Hamdorff Jimmy Psihogios
Presentation transcript:

IRS Chip Testing Report 09/09/2010 Chih-Ching Chen and Chiu-Chuan Ming-Yuan

status of the tests we discussed in Hawaii Find a data value set for testing Replace a new IRS chip Voltage cal. Storage access testing for all 32K (ongoing) Will do: Sample timing calibration for one channel Sampling timing calibration by Avtech pulse Change CMPbias resister

Replace a new IRS

testing details and difficulties The CH0-CH2 signal are bad after 64 sampling points in new IRS chip. New TSA value?

questions The IRS testing board layout file

Feedback: Privacy Policy Feedback
Do Not Sell My Personal Information
About project: SlidePlayer Terms of Service

© 2024 SlidePlayer.com Inc. All rights reserved.