B UILT -I N S ELF -T EST OF G LOBAL R OUTING R ESOURCES IN V IRTEX -4 FPGA S Jia Yao, Bobby Dixon, Charles Stroud and Victor Nelson Dept. of Electrical.

Slides:

Advertisements

Similar presentations

Interconnect Testing in Cluster Based FPGA Architectures Research by Ian G.Harris and Russel Tessier University of Massachusetts. Presented by Alpha Oumar.

Advertisements

Chapter #10: Finite State Machine Implementation

Lecture 15 Finite State Machine Implementation

Advertisement In this work we presents novel and efficient methods for on- line CLB testing in FPGA’s. We use a ROving Tester (ROTE) which unlike any prior.

Digital Design Copyright © 2006 Frank Vahid 1 FPGA Internals: Lookup Tables (LUTs) Basic idea: Memory can implement combinational logic –e.g., 2-address.

Xilinx CPLDs and FPGAs Module F2-1. CPLDs and FPGAs XC9500 CPLD XC4000 FPGA Spartan FPGA Spartan II FPGA Virtex FPGA.

Built-In Self-Test for Field Programmable Gate Arrays funded by National Security Agency Chuck Stroud Electrical & Computer Engineering Auburn University.

FPGA-Based System Design: Chapter 3 Copyright  2004 Prentice Hall PTR SRAM-based FPGA n SRAM-based LE –Registers in logic elements –LUT-based logic element.

BIST for Logic and Memory Resources in Virtex-4 FPGAs Sachin Dhingra, Daniel Milton, and Charles Stroud Electrical and Computer Engineering Auburn University.

Implementing Logic Gates and Circuits Discussion D5.1.

Hsiang-Chieh Liao 01/15/04 FFAST: An FPGA Fault Simulation Tool for Stuck-at and Path-Delay Faults Laboratory for Reliable Computing (LaRC) Electrical.

Implementing Logic Gates and Circuits Discussion D5.3 Section 11-2.

Lecture 2: Field Programmable Gate Arrays I September 5, 2013 ECE 636 Reconfigurable Computing Lecture 2 Field Programmable Gate Arrays I.

Lecture 26: Reconfigurable Computing May 11, 2004 ECE 669 Parallel Computer Architecture Reconfigurable Computing.

ENGIN112 L38: Programmable Logic December 5, 2003 ENGIN 112 Intro to Electrical and Computer Engineering Lecture 38 Programmable Logic.

02/02/20091 Logic devices can be classified into two broad categories Fixed Programmable Programmable Logic Device Introduction Lecture Notes – Lab 2.

The Spartan 3e FPGA. CS/EE 3710 The Spartan 3e FPGA  What’s inside the chip? How does it implement random logic? What other features can you use?  What.

Built-In Self-Test for Multipliers Mary Pulukuri Dept. of Electrical & Computer Engineering Auburn University.

Evolution of implementation technologies

Build-In Self-Test of FPGA Interconnect Delay Faults Laboratory for Reliable Computing (LaRC) Electrical Engineering Department National Tsing Hua University.

1/31/20081 Logic devices can be classified into two broad categories Fixed Programmable Programmable Logic Device Introduction Lecture Notes – Lab 2.

CS294-6 Reconfigurable Computing Day 2 August 27, 1998 FPGA Introduction.

Introduction to Field Programmable Gate Arrays (FPGAs) COE 203 Digital Logic Laboratory Dr. Aiman El-Maleh College of Computer Sciences and Engineering.

Implementing Digital Circuits Lecture L3.1. Implementing Digital Circuits Transistors and Integrated Circuits Transistor-Transistor Logic (TTL) Programmable.

04/26/2006VLSI Design & Test Seminar Series 1 Phase Delay in MAC-based Analog Functional Testing in Mixed-Signal Systems Jie Qin, Charles Stroud, and Foster.

Techniques and Algorithms for Fault Grading of FPGA Interconnect Test Configurations Mehdi Baradaran Tahoori and Subhasish Mitra IEEE Transactions on Computer-Aided.

Built-In Self-Test of Programmable I/O Cells in Virtex-4 FPGAs Bradley F. Dutton, Lee W. Lerner, and Charles E. Stroud Dept. of Electrical & Computer Engineering.

CS 151 Digital Systems Design Lecture 38 Programmable Logic.

Introduction to FPGA’s FPGA (Field Programmable Gate Array) –ASIC chips provide the highest performance, but can only perform the function they were designed.

Dynamic Power Consumption In Large FPGAs WILLIAM GARCIA, ANDREW MORTELLARO.

1 DIGITAL DESIGN I DR. M. MAROUF FPGAs AUTHOR J. WAKERLY.

Dr. Konstantinos Tatas ACOE201 – Computer Architecture I – Laboratory Exercises Background and Introduction.

CSET 4650 Field Programmable Logic Devices

EGRE 427 Advanced Digital Design Figures from Application-Specific Integrated Circuits, Michael John Sebastian Smith, Addison Wesley, 1997 Chapter 7 Programmable.

Lecture 2: Field Programmable Gate Arrays September 13, 2004 ECE 697F Reconfigurable Computing Lecture 2 Field Programmable Gate Arrays.

An automatic tool flow for the combined implementation of multi-mode circuits Brahim Al Farisi, Karel Bruneel, João Cardoso, Dirk Stroobandt.

Open Discussion of Design Flow Today’s task: Design an ASIC that will drive a TV cell phone Exercise objective: Importance of codesign.

Enhancing FPGA Performance for Arithmetic Circuits Philip Brisk 1 Ajay K. Verma 1 Paolo Ienne 1 Hadi Parandeh-Afshar 1,2 1 2 University of Tehran Department.

Reconfigurable Architectures Greg Stitt ECE Department University of Florida.

Fault models Stuck-at Stuck-at-1 Reset coupling 0 0 Set coupling Inversion coupling Transition  /0 0 1 Transition  /1 1.

The Xilinx Spartan 3 FPGA EGRE 631 2/2/09. Basic types of FPGA’s One time programmable Reprogrammable (non-volatile) –Retains program when powered down.

FPGA (Field Programmable Gate Array): CLBs, Slices, and LUTs Each configurable logic block (CLB) in Spartan-6 FPGAs consists of two slices, arranged side-by-side.

Tools - Implementation Options - Chapter15 slide 1 FPGA Tools Course Implementation Options.

FPGA-Based System Design: Chapter 3 Copyright  2004 Prentice Hall PTR FPGA Fabric n Elements of an FPGA fabric –Logic element –Placement –Wiring –I/O.

FPGA-Based System Design: Chapter 3 Copyright  2004 Prentice Hall PTR Topics n FPGA fabric architecture concepts.

Programmable Logic Devices

THE TESTING APPROACH FOR FPGA LOGIC CELLS E. Bareiša, V. Jusas, K. Motiejūnas, R. Šeinauskas Kaunas University of Technology LITHUANIA EWDTW'04.

Basic Sequential Components CT101 – Computing Systems Organization.

CprE / ComS 583 Reconfigurable Computing Prof. Joseph Zambreno Department of Electrical and Computer Engineering Iowa State University Lecture #4 – FPGA.

Efficient On-line Interconnect BIST in FPGAs with Provable Detectability for Multiple Faults Vishal Suthar and Shantanu Dutt Dept. of ECE University of.

FPGA Based System Design

Section 1  Quickly identify faulty components  Design new, efficient testing methodologies to offset the complexity of FPGA testing as compared to.

1 Leakage Power Analysis of a 90nm FPGA Authors: Tim Tuan (Xilinx), Bocheng Lai (UCLA) Presenter: Sang-Kyo Han (ECE, University of Maryland) Published.

ESS | FPGA for Dummies | | Maurizio Donna FPGA for Dummies Basic FPGA architecture.

FPGA-Based System Design: Chapter 1 Copyright  2004 Prentice Hall PTR Moore’s Law n Gordon Moore: co-founder of Intel. n Predicted that number of transistors.

Mixed PLB and Interconnect BIST for FPGAs Without Fault-Free Assumptions Vishal Suthar and Shantanu Dutt Electrical and Computer Engineering University.

Robust Low Power VLSI R obust L ow P ower VLSI Using Module Compiler to build FPGA Structures Seyi Ayorinde ECE 6505.

EEL 5722 FPGA Design Fall 2003 Digit-Serial DSP Functions Part I.

FPGA-Based System Design: Chapter 3 Copyright  2004 Prentice Hall PTR Topics n FPGA fabric architecture concepts.

Field Programmable Gate Arrays

Backprojection Project Update January 2002

Topics SRAM-based FPGA fabrics: Xilinx. Altera..

VLSI Testing Lecture 6: Fault Simulation

We will be studying the architecture of XC3000.

The Xilinx Virtex Series FPGA

The Xilinx Virtex Series FPGA

Off-path Leakage Power Aware Routing for SRAM-based FPGAs

CprE / ComS 583 Reconfigurable Computing

Implementing Logic Gates and Circuits

Reconfigurable Computing (EN2911X, Fall07)

Presentation transcript:

B UILT -I N S ELF -T EST OF G LOBAL R OUTING R ESOURCES IN V IRTEX -4 FPGA S Jia Yao, Bobby Dixon, Charles Stroud and Victor Nelson Dept. of Electrical & Computer Engineering Auburn University

North Atlantic Test Workshop2 J. Yao 5/15/08 2 Outline of Presentation  Motivation and background  Virtex-4 global routing resource  Routing BIST Implementation for Virtex-4 FPGAs for Virtex-4 FPGAs  Implementation results  Application to Virtex-5  Summary

North Atlantic Test Workshop3 Fault Simulation Results Stuck-at Fault  Stuck-at value  Feedback wires can be considered can be considered under test under test Bridging Fault  Best approaches  8-bit maximum length sequence CAR sequence CAR  cross-coupled parity J. Yao 5/15/08

North Atlantic Test Workshop4 Cross-Coupled Parity Approach F LUT G LUT Podd Cd1 Cd0 F LUT G LUT Peven Cu1 Cu0 Slice 0 Slice 2 Slice 1 Slice 3 TPG (Te) count-up even parity TPG (To) count-down odd parity ORA (Oe) even parity ORA (Oo) odd parity ORA even parity ORA odd parity G LUT Podd Cu1 Cu0 Pass /Fail G LUT Peven Cd1 Cd0 Pass /Fail Test Pattern Sequence Cu 1 Cu 0 PoCd 1 Cd 0 Pe J. Yao 5/15/08

North Atlantic Test Workshop5 Virtex-4 Global Routing Resources  CLB  Switch Box  Slices (LUTs & FFs)  PIPs  Double/Hex lines  N/S/E/W  10 wires  BEG, MID, END  Long Lines Switch Box N/S 2 BEG 0-9 N/S 2 MID 0-9 N/S 2 END 0-9 slices Long lines J. Yao 5/15/08

North Atlantic Test Workshop6 BIST for Double lines (North and South) Test Pattern Sequence Cu 1 Cu 0 PoCd 1 Cd 0 Pe  Pass by 1 CLB into MID pass by 2 CLBs into END  6 wires under test (2 configs)  12 lines under test in parallel  Alternate TPGs, ORAs position in adjacent CLBs. J. Yao 5/15/08

North Atlantic Test Workshop7 Loopbacks South END-to-BEG Connections Loopback Connections   At the edges of array   via wires in the opposite direction till the opposite edge   Example: north double lines loopback at the top edge J. Yao 5/15/08

North Atlantic Test Workshop8 BIST for Double lines (East and West)  Involve Non-CLB Columns  END and BEG terminals in east and west directions are connected J. Yao 5/15/08

North Atlantic Test Workshop9 Non-CLB Column Double Lines  BIST for Non-CLB Column Double Lines  TPGs and ORAs locate in adjacent CLB columns  Use east/west double lines to connect adjacent CLB columns J. Yao 5/15/08

North Atlantic Test Workshop10 BIST For Hex Lines   Hex lines architecture   pass by 3 CLBs into MID, by 6 CLBs into END   more limitation of connections from hex lines to LUTs   MID and END terminals share the same PIPs   BIST for hex lines   similar to double lines   more configurations needed J. Yao 5/15/08

North Atlantic Test Workshop11 Long Lines Architecture   pass by 24 CLBs   5 wire segments 4 wires under test   Bi-directional   two end points: source or input   other three stops: input only   Orthogonal direction is tested simultaneously i i+1 i+6 i+7 i+12 i+13 i+18 i+19 i+24 i+25 J. Yao 5/15/08

North Atlantic Test Workshop12 BIST for Long lines Oe Tcu Tcd Peven Cuo Cu1 Cu2 Peven CLB i CLB i+6 CLB i+12 CLB i+18 CLB i+24 G LUT Peven Cd0-3 Pass /Fail F LUT ORA even parity (Oe) TPG count-up even parity (Tcu) TPG count-down even parity (Tcd) Cu2 Cu1 Cu0PevenCd2 Cd1 Cd0Peven CLB i+2 CLB i+1 CLB i CLB i+3 CLB i+4 CLB i+5 J. Yao 5/15/08

North Atlantic Test Workshop13 Global Routing BIST Configurations Routing Resource Direction Total Configs NSEW CLB double lines Non-CLB column double lines224 CLB hex lines Non-CLB column hex lines224 CLB long lines**112 Non-CLB column long lines112 Total BIST Configurations3232 J. Yao 5/15/08

North Atlantic Test Workshop14 RAM DSPMIDDLE Actual Implementation Results I/O Cell J. Yao 5/15/08

North Atlantic Test Workshop15 Application to Virtex-5   Global Routing Resource changed   double lines, pent lines and long lines   N/S/E/W   BEG, MID, END   half as the same, half as “L-shaped” which go in orthogonal direction as well   3 wires for each pattern in each direction instead of 10   long lines pass by 18 CLBs, four wires   Our approach is adapted to Virtex-5   test for “L-shaped” double/pent lines J. Yao 5/15/08

North Atlantic Test Workshop16 Summary  Cross-coupled Parity is the best choice  better fault coverage  the most practical for actual implementation  best choice for Virtex-5  BIST of Virtex-4 routing resources  Program to generate BIST configurations automatically  modified for V-5 J. Yao 5/15/08