Presentation is loading. Please wait.

Presentation is loading. Please wait.

Hsiang-Chieh Liao 01/15/04 FFAST: An FPGA Fault Simulation Tool for Stuck-at and Path-Delay Faults Laboratory for Reliable Computing (LaRC) Electrical.

Published by Modified over 9 years ago

Similar presentations

Presentation on theme: "Hsiang-Chieh Liao 01/15/04 FFAST: An FPGA Fault Simulation Tool for Stuck-at and Path-Delay Faults Laboratory for Reliable Computing (LaRC) Electrical."— Presentation transcript:

1 Hsiang-Chieh Liao 01/15/04 FFAST: An FPGA Fault Simulation Tool for Stuck-at and Path-Delay Faults Laboratory for Reliable Computing (LaRC) Electrical Engineering Department National Tsing Hua University Advisor: Jing-Jia Liou & Cheng-Wen Wu Student: Hsiang-Chieh Liao 2004

2 Hsiang-Chieh Liao 01/15/04 Outline Introduction FPGA Test FPGA Architecture Switch Matrix Models Input Files Test Configuration Fault Coverages –Stuck-at Fault –Delay Fault Simulation Flow –SAF –PDF Defect Injection Experimental Result Conclusion

3 Hsiang-Chieh Liao 01/15/04 Introduction FPGA is popular for design verification and prototyping We test unprogrammed FPGA Architecture and size complexity is increasing We present a fault simulator for FPGA test development and test evaluation

4 Hsiang-Chieh Liao 01/15/04 FPGA Test Programmed FPGAUnprogrammed FPGA CLBInterconnect (Need Test Pattern)(Need Fault Model & TCs)

5 Hsiang-Chieh Liao 01/15/04 FPGA Architecture A generic FPGA architecture CLB (1,2) CLB (2,2) IO (1,0) CLB (2,1) CLB (1,1) IO (2,0) IO (3,1) IO (3,2) IO (2,3) IO (1,3) IO (0,2) IO (0,1) Switch Matrix Switch Matrix Switch Matrix Switch Matrix Switch Matrix Switch Matrix Switch Matrix Switch Matrix Switch Matrix

6 Hsiang-Chieh Liao 01/15/04 Different Switch Boxes (a) Subset XC4000-series (b) Universal C. Wong (96’) (c) Wilton S. Wilton (97’)(d) Twist M. Sadowska (DAC03’) 1 2 3 4 5 5 4 3 2 1

7 Hsiang-Chieh Liao 01/15/04 My Switch Matrix Module Switch Matrix Compound CIP 3 2 2 2 2 1 1 1 13 3 3

8 Hsiang-Chieh Liao 01/15/04 Input Files Architecture file –FPGA array size, ex: 14x14 –Channel width –The number and the location of CLB pins –Routing constraints of CLB pins –The resource of Switch box Configuration file Defect file Spec file

9 Hsiang-Chieh Liao 01/15/04 Test Configuration ####FPGA Configuration Path OPIN (0,2) Pad:0 CHANX (0,1) Track:1 SWITCH (0,1) (0,1) HORIZONTAL SWITCH (0,1) (1,1) HORIZONTAL SWITCH (0,1) (2,1) HORIZONTAL CHANX (1,1) Track:1 IPIN (1,2) Pin:0 CLB (1,2) IO (1,0) CLB (1,1) IO (1,3) IO (0,1) Switch Matrix Switch Matrix Switch Matrix Switch Matrix Switch Matrix Switch Matrix G0 (0,2)

10 Hsiang-Chieh Liao 01/15/04 Fault Coverages The stuck-at fault ： Interconnect The delay fault ： Path delay fault, for BIST A. Lai (ITC02’)

11 Hsiang-Chieh Liao 01/15/04 FPGA Fault Simulaton Flow - SAF Start Read Inputs Arch. File Config. File Test pattern Construct FPGA P&R Another config ? Yes Stuck-at Fault Coverage Calculation DONE No Flag Covered Segment Feature Coverage

12 Hsiang-Chieh Liao 01/15/04 FPGA Fault Simulaton Flow - PDF Start Read Inputs Arch. File Config. File Defect File Spec. File sampleCNT Test pattern Construct FPGA P&R Inject Defect Another config ? Yes Delay Fault Coverage Calculation DONE Another Sample ? Yes No Any defect detected ? Yes No Delay Fault Coverage

13 Hsiang-Chieh Liao 01/15/04 Delay Fault Coverage Calculation Initialize K=1 K == N? Defect K Flagged ? Yes No Yes No K++ Search for a faulty path for each defect segments DONE N : defect count K : defect index Start A faulty path exist ? Faulty FPGAs ++ Yes No Detected FPGAs ++

14 Hsiang-Chieh Liao 01/15/04 Defect Injection Defect count –Mixed Poisson (C.H. Stapper 80’) –Discrete Exponential (H. Masuda 99’) Defect Location –Random, Poisson Defect Size –Poisson (C.H. Stapper 83’)

15 Hsiang-Chieh Liao 01/15/04 Different Defect Sizes Sample Count: 1K Each Segment Spec: 3.5 ns Defect Count (mean): 1.3 Slack over Spec: 10% (.35ns) FPGA Size: 14x14 Defect Size(ns) C-Delay Fault Coverage 0.3597.06% 0.70 97.39% 1.0599.53% 1.4099.66% 1.7599.71% 2.1099.51% 2.4599.77% 2.80100% 3.15100% Index 1 2 3 4 5 6 7 8 9 ♪ C-Delay Fault Coverage : Conditional Delay Fault Coverage

16 Hsiang-Chieh Liao 01/15/04 Different FPGA Sizes FPGA Size 2x2 5x5 10x10 14x14 20x20 25x25 30x30 35x35 40x40 Delay Fault Coverage 89.95% 89.07% 89.09% 90.40% 87.11% 89.35% 89.88% 87.40% 87.44% Feature Coverage 45.56% 70.88% 83.64% 87.89% 91.29% 92.94% 94.06% 94.88% 95.50% Sample Count: 1K Each Segment Spec: 3.5 ns Defect Count (mean): 1.3 Slack over Spec: 10% (.35ns) Defect Size (mean): 1.75ns Eff-Feature Coverage 100% C-Delay Fault Coverage 91.49% 100% 99.44% 99.71% 98.91% 100% ♪ C-Delay Fault Coverage : Conditional Delay Fault Coverage

17 Hsiang-Chieh Liao 01/15/04 The Improvement of TCs CLB (1,2) CLB (1,1) Switch Matrix Switch Matrix Switch Matrix Switch Matrix Faulty Segment TCs Faulty Path Reported by FFAST, path slack(0.6) defect size(0.4) path slack(0.6) defect size(0.3) Faulty Segment IO (1,0) pad1 IO (1,0) pad0 IO (0,1) pad0 IO (0,1) pad1 IO (0,2) pad0 IO (0,2) pad1

18 Hsiang-Chieh Liao 01/15/04 Conclusion We have presented an FPGA fault simulator, called FFAST It eases the task of evaulating the testing methods With FFAST, we can improve the TCs to increase the FC much easier than ever We would like to support more FPGA architectures and more fault models in the future

Download ppt "Hsiang-Chieh Liao 01/15/04 FFAST: An FPGA Fault Simulation Tool for Stuck-at and Path-Delay Faults Laboratory for Reliable Computing (LaRC) Electrical."

Similar presentations

Survey of Detection, Diagnosis, and Fault Tolerance Methods in FPGAs

Survey of Detection, Diagnosis, and Fault Tolerance Methods in FPGAs
Field Programmable Gate Array

Field Programmable Gate Array
A Graph-Partitioning-Based Approach for Multi-Layer Constrained Via Minimization Yih-Chih Chou and Youn-Long Lin Department of Computer Science, Tsing.

A Graph-Partitioning-Based Approach for Multi-Layer Constrained Via Minimization Yih-Chih Chou and Youn-Long Lin Department of Computer Science, Tsing.
EELE 367 – Logic Design Module 2 – Modern Digital Design Flow Agenda 1.History of Digital Design Approach 2.HDLs 3.Design Abstraction 4.Modern Design Steps.

EELE 367 – Logic Design Module 2 – Modern Digital Design Flow Agenda 1.History of Digital Design Approach 2.HDLs 3.Design Abstraction 4.Modern Design Steps.
Cross-layer Optimized Placement and Routing for FPGA Soft Error Mitigation Keheng Huang 1,2, Yu Hu 1, and Xiaowei Li 1 1 Key Laboratory of Computer System.

Cross-layer Optimized Placement and Routing for FPGA Soft Error Mitigation Keheng Huang 1,2, Yu Hu 1, and Xiaowei Li 1 1 Key Laboratory of Computer System.
B UILT -I N S ELF -T EST OF G LOBAL R OUTING R ESOURCES IN V IRTEX -4 FPGA S Jia Yao, Bobby Dixon, Charles Stroud and Victor Nelson Dept. of Electrical.

B UILT -I N S ELF -T EST OF G LOBAL R OUTING R ESOURCES IN V IRTEX -4 FPGA S Jia Yao, Bobby Dixon, Charles Stroud and Victor Nelson Dept. of Electrical.
The New FPGA Architecture by Applying The CS-Box Structure Zhou Lin, Catherine October 13, 2003.

The New FPGA Architecture by Applying The CS-Box Structure Zhou Lin, Catherine October 13, 2003.
ENGIN112 L38: Programmable Logic December 5, 2003 ENGIN 112 Intro to Electrical and Computer Engineering Lecture 38 Programmable Logic.

ENGIN112 L38: Programmable Logic December 5, 2003 ENGIN 112 Intro to Electrical and Computer Engineering Lecture 38 Programmable Logic.
02/02/20091 Logic devices can be classified into two broad categories Fixed Programmable Programmable Logic Device Introduction Lecture Notes – Lab 2.

02/02/20091 Logic devices can be classified into two broad categories Fixed Programmable Programmable Logic Device Introduction Lecture Notes – Lab 2.
A Timing-Driven Soft-Macro Resynthesis Method in Interaction with Chip Floorplanning Hsiao-Pin Su 1 2 Allen C.-H. Wu 1 Youn-Long Lin 1 1 Department of.

A Timing-Driven Soft-Macro Resynthesis Method in Interaction with Chip Floorplanning Hsiao-Pin Su 1 2 Allen C.-H. Wu 1 Youn-Long Lin 1 1 Department of.
Power Modeling and Architecture Evaluation for FPGA with Novel Circuits for Vdd Programmability Yan Lin, Fei Li and Lei He EE Department, UCLA

Power Modeling and Architecture Evaluation for FPGA with Novel Circuits for Vdd Programmability Yan Lin, Fei Li and Lei He EE Department, UCLA
An Efficient Chiplevel Time Slack Allocation Algorithm for Dual-Vdd FPGA Power Reduction Yan Lin 1, Yu Hu 1, Lei He 1 and Vijay Raghunathan 2 1 EE Department,

An Efficient Chiplevel Time Slack Allocation Algorithm for Dual-Vdd FPGA Power Reduction Yan Lin 1, Yu Hu 1, Lei He 1 and Vijay Raghunathan 2 1 EE Department,
Build-In Self-Test of FPGA Interconnect Delay Faults Laboratory for Reliable Computing (LaRC) Electrical Engineering Department National Tsing Hua University.

Build-In Self-Test of FPGA Interconnect Delay Faults Laboratory for Reliable Computing (LaRC) Electrical Engineering Department National Tsing Hua University.
1/31/20081 Logic devices can be classified into two broad categories Fixed Programmable Programmable Logic Device Introduction Lecture Notes – Lab 2.

1/31/20081 Logic devices can be classified into two broad categories Fixed Programmable Programmable Logic Device Introduction Lecture Notes – Lab 2.
Evaluation of Redundancy Analysis Algorithms for Repairable Embedded Memories by Simulation Laboratory for Reliable Computing (LaRC) Electrical Engineering.

Evaluation of Redundancy Analysis Algorithms for Repairable Embedded Memories by Simulation Laboratory for Reliable Computing (LaRC) Electrical Engineering.
Introduction to Field Programmable Gate Arrays (FPGAs) COE 203 Digital Logic Laboratory Dr. Aiman El-Maleh College of Computer Sciences and Engineering.

Introduction to Field Programmable Gate Arrays (FPGAs) COE 203 Digital Logic Laboratory Dr. Aiman El-Maleh College of Computer Sciences and Engineering.
Laboratory for Reliable Computing (LaRC) Department of Electrical Engineering National Tsing Hua University Hsinchu, Taiwan 30013 Flash Memory Built-In.

Laboratory for Reliable Computing (LaRC) Department of Electrical Engineering National Tsing Hua University Hsinchu, Taiwan Flash Memory Built-In.
The Memory/Logic Interface in FPGA’s with Large Embedded Memory Arrays The Memory/Logic Interface in FPGA’s with Large Embedded Memory Arrays Steven J.

The Memory/Logic Interface in FPGA’s with Large Embedded Memory Arrays The Memory/Logic Interface in FPGA’s with Large Embedded Memory Arrays Steven J.
Leakage Efficient Chip-Level Dual-Vdd Assignment with Time Slack Allocation for FPGA Power Reduction Yan Lin and Lei He EE Department, UCLA Partially supported.

Leakage Efficient Chip-Level Dual-Vdd Assignment with Time Slack Allocation for FPGA Power Reduction Yan Lin and Lei He EE Department, UCLA Partially supported.
March 6, 200739th Southeastern Symposium on System Theory1 Transition Delay Fault Testing of Microprocessors by Spectral Method Nitin Yogi and Vishwani.

March 6, th Southeastern Symposium on System Theory1 Transition Delay Fault Testing of Microprocessors by Spectral Method Nitin Yogi and Vishwani.

Similar presentations

Ads by Google