EE213 VLSI DesignStephen Daniels 2003 VLSI Design Design Rules EE213 VLSI Design.

Slides:



Advertisements
Similar presentations
S.N.Bhat, Faculty, Dept. of E&C Engineering, M.I.T Manipal
Advertisements

Digital Integrated Circuits© Prentice Hall 1995 Design Rules Jan M. Rabaey Design Rules.
Simplified Example of a LOCOS Fabrication Process
EE141 © Digital Integrated Circuits 2nd Manufacturing 1 Digital Integrated Circuits A Design Perspective Manufacturing Process July 30, 2002.
CMOS Process at a Glance
EE141 © Digital Integrated Circuits 2nd Manufacturing 1 CMOS Process Manufacturing Process.
For the exclusive use of adopters of the book Introduction to Microelectronic Fabrication, Second Edition by Richard C. Jaeger. ISBN © 2002.
Elettronica D. AA Digital Integrated Circuits© Prentice Hall 1995 Manufacturing Process CMOS Manufacturing Process.
Lecture #51 Lecture #5 – VLSI Design Review zPhotolithography zPatterning Silicon zProcess steps used are: yStarts with Si wafer yThermal oxidation yPhotoresist.
VLSI Lab References I am grateful for the contributions from SEMATECH, the Austin Community College, and MKS Instruments. For further reading, I especially.
EE141 © Digital Integrated Circuits 2nd Manufacturing 1 Manufacturing Process I Dr. Shiyan Hu Office: EERC 518 Adapted and modified from Digital Integrated.
CMOS Fabrication Details
Module-3 (MOS designs,Stick Diagrams,Designrules)
2. Transistors and Layout Fabrication techniques Transistors and wires Design rule for layout Basic concepts and tools for Layout.
Norhayati Soin 05 KEEE 4425 WEEK 6/2 8/19/2005 LECTURE : KEEE 4425 WEEK 6/2 DESIGN RULES,LAYOUT AND STICK DIAGRAM.
Design Rules EE213 VLSI Design.
Chapter 4 Overview of Wafer Fabrication
EE141 © Digital Integrated Circuits 2nd Manufacturing 1 Chapter 2 Manufacturing Process March 7, 2003.
Modern VLSI Design 3e: Chapter 2 Copyright  1998, 2002 Prentice Hall PTR Topics n Design rules and fabrication. n SCMOS scalable design rules. n Stick.
Topics SCMOS scalable design rules. Reliability. Stick diagrams. 1.
ECE484: Digital VLSI Design Fall 2010 Lecture: IC Manufacturing
Penn ESE370 Fall Townley & DeHon ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 13: October 5, 2011 Layout and.
Process Variation Mohammad Sharifkhani. Reading Textbook, Chapter 6 A paper in the reference.
EE141 © Digital Integrated Circuits 2nd Manufacturing 1 Manufacturing Process Dr. Shiyan Hu Office: EERC 731 Adapted and modified from Digital Integrated.
Introduction to CMOS VLSI Design CMOS Fabrication and Layout Harris, 2004 Updated by Li Chen, 2010.
Modern VLSI Design 3e: Chapter 2Partly from 2002 Prentice Hall PTR week4-1 Lecture 10 Wire and Via Jan. 27, 2003.
Digital Integrated Circuit Design
Introduction EE1411 Design Rules. EE1412 3D Perspective Polysilicon Aluminum.
EE141 © Digital Integrated Circuits 2nd Manufacturing 1 Digital Integrated Circuits A Design Perspective Manufacturing Process Jan M. Rabaey Anantha Chandrakasan.
CMOS Fabrication nMOS pMOS.
VLSI Design Lecture 3: Parasitics of CMOS Wires Mohammad Arjomand CE Department Sharif Univ. of Tech. Adapted with modifications from Harris’s lecture.
NMOS FABRICATION 1. Processing is carried out on a thin wafer cut from a single crystal of silicon of high purity into which the required p-impurities.
Digital Integrated Circuits A Design Perspective
Purpose of design rules:
VLSI, Lecture 5 Department of Computer Engineering, Prince of Songkla University by Wannarat Suntiamorntut Design Rules.
1 Overview of Fabrication Processes of MOSFETs and Layout Design Rules.
Dynamic Behavior of MOS Transistor. The Gate Capacitance t ox n + n + Cross section L Gate oxide x d x d L d Polysilicon gate Top view Gate-bulk overlap.
CMOS VLSI Fabrication.
Silicon Design Page 1 The Creation of a New Computer Chip.
Layout design rules. 2 Introduction  Layout rules is also referred as design rules.  It is considered as a prescription for preparing photomasks. 
EE141 © Digital Integrated Circuits 2nd Manufacturing 1 Manufacturing Process -II Dr. Shiyan Hu Office: EERC 518 Adapted and modified from Digital Integrated.
Trieste, 8-10 November 1999 CMOS technology1 Design rules The limitations of the patterning process give rise to a set of mask design guidelines called.
EE141 Manufacturing 1 Chapter 2 Manufacturing Process and CMOS Circuit Layout 1 st rev. : March 7, nd rev. : April 10, 2003.
Stick Diagrams Stick Diagrams electronics.
UNIT II CIRCUIT DESIGN PROCESSES
EE141 © Digital Integrated Circuits 2nd Manufacturing 1 Manufacturing Process Dr. Shiyan Hu Office: EERC 731 Adapted and modified from Digital Integrated.
Out Line of Discussion on VLSI Design Basics
Patterning - Photolithography
S.N.Bhat, Faculty, Dept. of E&C Engineering, M.I.T Manipal
CHAPTER 4: MOS AND CMOS IC DESIGN
IC Manufactured Done by: Engineer Ahmad Haitham.
Topics Design rules and fabrication SCMOS scalable design rules
Manufacturing Process -II
Subject Name: Fundamentals Of CMOS VLSI Subject Code: 10EC56
Manufacturing Process I
Chapter 1 & Chapter 3.
Design Rule EMT 251.
VLSI Design MOSFET Scaling and CMOS Latch Up
EE213 VLSI DesignStephen Daniels 2003 VLSI Design Design Rules EE213 VLSI Design.
Design Rules.
Digital Integrated Circuits A Design Perspective
Electrical Rules Check
Introduction to Layout Inverter Layout Example Layout Design Rules
LAYOUT DESIGN RULES Bellary Engg College,Bellary, karnataka
Manufacturing Process I
VLSI Lay-out Design.
V.Navaneethakrishnan Dept. of ECE, CCET
UNIT-II Stick Diagrams
ECE 424 – Introduction to VLSI Design
Manufacturing Process I
Presentation transcript:

EE213 VLSI DesignStephen Daniels 2003 VLSI Design Design Rules EE213 VLSI Design

Stephen Daniels 2003 VLSI Design Stick Diagrams VLSI design aims to translate circuit concepts onto silicon stick diagrams are a means of capturing topography and layer information - simple diagrams Stick diagrams convey layer information through colour codes (or monochrome encoding Used by CAD packages, including Microwind

EE213 VLSI DesignStephen Daniels 2003 VLSI Design Design Rules Allow translation of circuits (usually in stick diagram or symbolic form) into actual geometry in silicon Interface between circuit designer and fabrication engineer Compromise –designer - tighter, smaller –fabricator - controllable, reproducable

EE213 VLSI DesignStephen Daniels 2003 VLSI Design Lambda Based Design Rules Design rules based on single parameter, λ Simple for the designer Wide acceptance Provide feature size independent way of setting out mask If design rules are obeyed, masks will produce working circuits Minimum feature size is defined as 2 λ Used to preserve topological features on a chip Prevents shorting, opens, contacts from slipping out of area to be contacted

EE213 VLSI DesignStephen Daniels 2003 VLSI Design Design Rules - The Reality Manufacturing processes have inherent limitations in accuracy and repeatability Design rules specify geometry of masks that provide reasonable yield Design rules are determined by experience

EE213 VLSI DesignStephen Daniels 2003 VLSI Design Problems - Manufacturing Photoresist shrinking / tearing Variations in material deposition Variations in temperature Variations in oxide thickness Impurities Variations between lots Variations across the wafer

EE213 VLSI DesignStephen Daniels 2003 VLSI Design Problems - Manufacturing Variations in threshold voltage –oxide thickness –ion implantation –poly variations Diffusion - changes in doping (variation in R, C) Poly, metal variations in height and width -> variation in R, C Shorts and opens Via may not be cut all the way through Undersize via has too much resistance Oversize via may short

EE213 VLSI DesignStephen Daniels 2003 VLSI Design Meta Design Rules Basic reasons for design rules Rules that generate design rules Under worst case misalignment and maximum edge movement of any feature, no serious performance degradation should occur

EE213 VLSI DesignStephen Daniels 2003 VLSI Design Advantages of Generalised Design Rules Ease of learning because they are scalable, portable, durable Longlevity of designs that are simple, abstract and minimal clutter Increased designer efficiency Automatic translation to final layout

EE213 VLSI DesignStephen Daniels 2003 VLSI Design References Pucknell and Eshraghian pages Fabricius pages76 – 82 Any VLSI / ULSI Design Book