11 1 University of Michigan 1 Phoenix: An Ultra-Low Power Processor for Cubic Millimeter Sensor System Motivations  Sensor application requires small.

Slides:



Advertisements
Similar presentations
Digital Integrated Circuits© Prentice Hall 1995 Combinational Logic COMBINATIONAL LOGIC.
Advertisements

Digital Integrated Circuits© Prentice Hall 1995 Low Power Design Low Power Design in CMOS.
Reducing Leakage Power in Peripheral Circuits of L2 Caches Houman Homayoun and Alex Veidenbaum Dept. of Computer Science, UC Irvine {hhomayou,
Leakage Energy Management in Cache Hierarchies L. Li, I. Kadayif, Y-F. Tsai, N. Vijaykrishnan, M. Kandemir, M. J. Irwin, and A. Sivasubramaniam Penn State.
Semiconductor Memory Design. Organization of Memory Systems Driven only from outside Data flow in and out A cell is accessed for reading by selecting.
University of Michigan Electrical Engineering and Computer Science University of Michigan Electrical Engineering and Computer Science University of Michigan.
Managing Static (Leakage) Power S. Kaxiras, M Martonosi, “Computer Architecture Techniques for Power Effecience”, Chapter 5.
Elettronica T A.A Digital Integrated Circuits © Prentice Hall 2003 Inverter CMOS INVERTER.
Evaluating an Adaptive Framework For Energy Management in Processor- In-Memory Chips Michael Huang, Jose Renau, Seung-Moon Yoo, Josep Torrellas.
Adaptive Techniques for Leakage Power Management in L2 Cache Peripheral Circuits Houman Homayoun Alex Veidenbaum and Jean-Luc Gaudiot Dept. of Computer.
Topic 3: Sensor Networks and RFIDs Part 2 Instructor: Randall Berry Northwestern University MITP 491: Selected Topics.
University of Michigan Electrical Engineering and Computer Science University of Michigan Electrical Engineering and Computer Science August 20, 2009 Enabling.
A Case for Custom Silicon in Enabling Low-Cost Information Technology for Developing Regions Z. Foo, David Devecsery, T. Schmid, N. Clark, R. Frank, M.
Introduction to CMOS VLSI Design Lecture 18: Design for Low Power David Harris Harvey Mudd College Spring 2004.
Chuanjun Zhang, UC Riverside 1 Low Static-Power Frequent-Value Data Caches Chuanjun Zhang*, Jun Yang, and Frank Vahid** *Dept. of Electrical Engineering.
Digital Integrated Circuits© Prentice Hall 1995 Memory SEMICONDUCTOR MEMORIES.
Smart Dust Mote Core Architecture Brett Warneke, Sunil Bhave CS252 Spring 2000.
Compiler-Directed instruction cache leakage optimizations Discussed by Discussed by Raid Ayoub CSE D EPARTMENT.
A New Household Security Robot System Based on Wireless Sensor Network Reporter :Wei-Qin Du.
Micro-Architecture Techniques for Sensor Network Processors Amir Javidi EECS 598 Feb 25, 2010.
Static Memory Outline –Types of Static Memory –Static RAM –Battery Backup –EPROM –Flash Memory –EEPROM Goal –Understand types of static memory –Understand.
S. Reda EN160 SP’07 Design and Implementation of VLSI Systems (EN0160) Lecture 13: Power Dissipation Prof. Sherief Reda Division of Engineering, Brown.
Investigation of the potential of organic circuits for RFID tags Qintao Zhang and Sha Li.
Low-voltage techniques Mohammad Sharifkhani. Reading Text Book I, Chapter 4 Text Book II, Section 11.7.
Objectives Overview Discovering Computers 2014: Chapter 6 See Page 248
Power-aware Computing n Dramatic increases in computer power consumption: » Some processors now draw more than 100 watts » Memory power consumption is.
EE466: VLSI Design Power Dissipation. Outline Motivation to estimate power dissipation Sources of power dissipation Dynamic power dissipation Static power.
By: Jabulani Nyathi Washington State University School of EECS April 30, 2009 Circuits and Architectures to Deliver Low Power and High Speed Systems.
“ Near-Threshold Computing: Reclaiming Moore’s Law Through Energy Efficient Integrated Circuits ” By Ronald G. Dreslinski, Michael Wieckowski, David Blaauw,
17 Sep 2002Embedded Seminar2 Outline The Big Picture Who’s got the Power? What’s in the bag of tricks?
Evolution in Complexity Evolution in Transistor Count.
1 Overview 1.Motivation (Kevin) 1.5 hrs 2.Thermal issues (Kevin) 3.Power modeling (David) Thermal management (David) hrs 5.Optimal DTM (Lev).5 hrs.
Low power AES implementations for RFID
Drowsy Caches: Simple Techniques for Reducing Leakage Power Authors: ARM Ltd Krisztián Flautner, Advanced Computer Architecture Lab, The University of.
Low Power via Sub-Threshold Circuits Mike Pridgen.
Semiconductor Memories.  Semiconductor memory is an electronic data storage device, often used as computer memory, implemented on a semiconductor-based.
0 Blackfin BF52x / Low Power. 1 Performance MHz Performance MHz Power mW BF MHz 132 KB RAM HDMA BF MHz 132 KB RAM USB BF MHz 132 KB.
A 16-Bit Low-Power Microcontroller with Monolithic MEMS-LC Clocking
Power Management for Nanopower Sensor Applications Michael Seeman EE 241 Final Project Spring 2005 UC Berkeley.
Fast Zero Power File Number Here ®. ® Traditional CPLDs  CPLDs migrated from Bipolar to CMOS — Easier platform to design upon — Lower.
Notices You have 18 more days to complete your final project!
1 N D I meeting G.Villani December, Outline  Dosimetry  New low power solutions for RO based upon LU effect  …
System Architecture of Sensor Network Processors Alan Pilecki.
UNIVERSITY COLLEGE DUBLIN Adaptive Radio Modes in Sensor Networks: How Deep to Sleep? SECON 2008 San Francisco, CA June 17, 2008 Raja Jurdak Antonio Ruzzelli.
SMART DUST SUBMITTED BY S SRIJITH. INTRODUCTION What is Smart Dust? What is Smart Dust? What are its components? What are its components? How it is implemented?
Zero - G CONNECTING THE INTERNET OF THINGS. Introduction to Zero -G.
ATtiny23131 A SEMINAR ON AVR MICROCONTROLLER ATtiny2313.
Penn ESE370 Fall DeHon 1 ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 28: November 16, 2011 Memory Periphery.
Basics of Energy & Power Dissipation
Design and Analysis of A Novel 8T SRAM Cell December 14, 2010 Department of Microelectronic Engineering & Centre for Efficiency Oriented Languages University.
Improving Energy Efficiency of Configurable Caches via Temperature-Aware Configuration Selection Hamid Noori †, Maziar Goudarzi ‡, Koji Inoue ‡, and Kazuaki.
Evaluating Wireless Network Performance David P. Daugherty ITEC 650 Radford University March 23, 2006.
© Digital Integrated Circuits 2nd Inverter Digital Integrated Circuits A Design Perspective The Inverter Jan M. Rabaey Anantha Chandrakasan Borivoje Nikolic.
An Introduction to VLSI (Very Large Scale Integrated) Circuit Design
Design Constraint Presentation Team 5: Sports Telemetry Device.
Patricia Gonzalez Divya Akella VLSI Class Project.
A Class presentation for VLSI course by : Maryam Homayouni
JouleTrack - A Web Based Tool for Software Energy Profiling Amit Sinha and Anantha Chandrakasan Massachusetts Institute of Technology June 19, 2001.
Chapter 2.
Seok-jae, Lee VLSI Signal Processing Lab. Korea University
1 Dual-V cc SRAM Class presentation for Advanced VLSIPresenter:A.Sammak Adopted from: M. Khellah,A 4.2GHz 0.3mm 2 256kb Dual-V CC SRAM Building Block in.
FaridehShiran Department of Electronics Carleton University, Ottawa, ON, Canada SmartReflex Power and Performance Management Technologies.
CS203 – Advanced Computer Architecture
Presented by Rania Kilany.  Energy consumption  Energy consumption is a major concern in many embedded computing systems.  Cache Memories 50%  Cache.
Low Power Sensor Node Design with MSP430 + CC2520 YoonMo Yeon
3506-D WEST LAKE CENTER DRIVE,
YASHWANT SINGH, D. BOOLCHANDANI
Information Storage and Spintronics 10
بسم الله الرحمن الرحيم هل اختلف دور المعلم بعد تطبيق المنهج الحديث الذي ينادي بتوفير خبرات تعليمية مناسبة للطلبة ؟ هل اختلف دور المعلم ؟ ن.ن. ع.
Introduction to Computing
Presentation transcript:

11 1 University of Michigan 1 Phoenix: An Ultra-Low Power Processor for Cubic Millimeter Sensor System Motivations  Sensor application requires small form factor and long lifetime  Both limited by battery - A 1mm 2 zinc/silver battery with 100µAh/cm 2 can provides 177pW for 1 year lifetime  Either improve battery or power consumption  Minimize standby power (dominating portion of total power) via comprehensive standby strategy Bravo® pH Monitoring System VeriChip TM RFID Tag VeriChip

22 2 University of Michigan 2 Comprehensive standby strategy  Optimum technology selection  L=0.18µm, V dd =0.5V given performance, duty cycle and memory requirements  Unique power gating approach  SVT MOSFET with W=0.66µm L=0.5µm  Tradeoff performance with standby power  Ultra-low leakage sub-VTH SRAM design  7.1fW/bit custom SRAM cell  Adaptive power gating for dynamic standby power management  Power gating for peripherals  Robust ultra-low Vdd ROM design  full static NAND ROM design for robustness  Simple ISA with compression support  Narrow instruction for small IMEM footprint  Ultra-low power peripheral unit design  Slow watchdog timer  Low power temperature sensor

33 3 University of Michigan 3 Results  29.6pW for standby mode and 2.8pJ/cycle for active mode  100kHz at V dd =0.5V  1mm 2 in 0.18µm CMOS technology  2000 instructions for every 10min gives E active =5.6nJ, E standby =17.8nJ  Theoretically 15 year lifetime with a 1mm 2 thin film lithium battery Future works – designing more low power sub-modules including communication link, improve existing modules, variation compensation method, and system-level integration Thank you!