1 SpaceWire Router ASIC Steve Parkes, Chris McClements Space Technology Centre, University of Dundee Gerald Kempf, Christian Toegel Austrian Aerospace.

Slides:



Advertisements
Similar presentations
IO Interfaces and Bus Standards. Interface circuits Consists of the cktry required to connect an i/o device to a computer. On one side we have data bus.
Advertisements

I/O Organization popo.
Accessing I/O Devices Processor Memory BUS I/O Device 1 I/O Device 2.
I/O Organization popo.
INPUT-OUTPUT ORGANIZATION
8086 [2] Ahad. Internal! External? 8086 vs _bit Data Bus 20_bit Address 8_bit Data Bus 20_bit Address Only external bus of 8088 is.
Dr. Rabie A. Ramadan Al-Azhar University Lecture 3
Programmable Interval Timer
1 SpaceWire Update NASA GSFC November 25, GSFC SpaceWire Status New Link core with split clock domains complete (Much faster) New Router core.
8086.  The 8086 is Intel’s first 16-bit microprocessor  The 8086 can run at different clock speeds  Standard 8086 – 5 MHz  –10 MHz 
I/O Unit.
SpaceWire Protocol ID Steve Parkes Space Technology Centre University of Dundee Scotland, UK.
Network based System on Chip Final Presentation Part B Performed by: Medvedev Alexey Supervisor: Walter Isaschar (Zigmond) Winter-Spring 2006.
t Popularity of the Internet t Provides universal interconnection between individual groups that use different hardware suited for their needs t Based.
Programmable logic and FPGA
ESA UNCLASSIFIED – For Official Use Deterministic Communication with SpaceWire Martin Suess CCSDS Spring Meeting /03/2015.
Group 7 Jhonathan Briceño Reginal Etienne Christian Kruger Felix Martinez Dane Minott Immer S Rivera Ander Sahonero.
INPUT-OUTPUT ORGANIZATION
SpaceWire RMAP IP Core Steve Parkes, Chris McClements, Martin Dunstan
SpaceFibre A Multi-Gigabit/s Network for Spaceflight Applications
29-Aug-154/598N: Computer Networks Switching and Forwarding Outline –Store-and-Forward Switches.
1 The SpaceWire Internet Tunnel and the Advantages It Provides For Spacecraft Integration Stuart Mills, Steve Parkes Space Technology Centre University.
High Speed Digital Design Project SpaceWire Router Student: Asaf Bercovich Instructor: Mony Orbach Semester: Winter 2009/ Semester Project Date:
Cisco S4C6 Frame Relay.
1 Albert Ferrer-Florit, Steve Parkes Space Technology Centre University of Dundee QoS for SpaceWire networks SpW-RT prototyping.
SpaceWire-RT Steve Parkes, Albert Ferrer-Florit
SpW-10X Router ASIC Testing and Performance Steve Parkes, Chris McClements, Space Technology Centre, University of Dundee Gerald Kempf, Christian Gleiss,
Networks-on-Chips (NoCs) Basics
MICROPROCESSOR INPUT/OUTPUT
© Janice Regan, CMPT 300, May CMPT 300 Introduction to Operating Systems Principles of I/0 hardware.
High-Level Interconnect Architectures for FPGAs An investigation into network-based interconnect systems for existing and future FPGA architectures Nick.
DEVICES AND COMMUNICATION BUSES FOR DEVICES NETWORK
High-Level Interconnect Architectures for FPGAs Nick Barrow-Williams.
(More) Interfacing concepts. Introduction Overview of I/O operations Programmed I/O – Standard I/O – Memory Mapped I/O Device synchronization Readings:
12006 MAPLD International ConferenceSpaceWire 101 Seminar Distributed Interrupts for Real-Time Control in SpaceWire-Based On-Board Systems 2006 MAPLD International.
J. Christiansen, CERN - EP/MIC
SpaceWire Plug-and-Play: A Roadmap Peter Mendham, Albert Ferrer Florit, Steve Parkes Space Technology Centre, University of Dundee 1.
 8251A is a USART (Universal Synchronous Asynchronous Receiver Transmitter) for serial data communication.  Programmable peripheral designed for synchronous.
High Speed Digital Design Project SpaceWire Router By: Asaf Bercovich & Oren Cohen Advisor: Mony Orbach Semester: Winter 2007/ Semester Project Date:
Accessing I/O Devices Processor Memory BUS I/O Device 1 I/O Device 2.
Serial Data Link on Advanced TCA Back Plane M. Nomachi and S. Ajimura Osaka University, Japan CAMAC – FASTBUS – VME / Compact PCI What ’ s next?
L/O/G/O Input Output Chapter 4 CS.216 Computer Architecture and Organization.
SpaceFibre Flight Software Workshop 2015
PPI-8255.
SpaceWire Architectures Steve Parkes Space Technology Centre, University of Dundee, Scotland, UK.
CCSDS SOIS Working Group Meeting – Berlin, Germany 14th of October 2008 Prototyping of CCSDS SOIS services on 1553 Bus Sev Gunes-Lasnet, Olivier Notebaert.
IT3002 Computer Architecture
SpaceWire Remote Memory Access Protocol
بسم الله الرحمن الرحيم MEMORY AND I/O.
1 Device Controller I/O units typically consist of A mechanical component: the device itself An electronic component: the device controller or adapter.
Data Communication Networks Lec 13 and 14. Network Core- Packet Switching.
LonWorks Introduction Hwayoung Chae.
Memory Interface EEE 365 [FALL 2014] LECTURER 12 ATANU K SAHA BRAC UNIVERSITY.
Alessandro Leoni, Felix Siegle September, 2017
Deterministic Communication with SpaceWire
Prototyping of CCSDS SOIS services on 1553 Bus
Overview Parallel Processing Pipelining
Instructor Materials Chapter 5: Ethernet
Packet Switching Outline Store-and-Forward Switches
1 Input-Output Organization Computer Organization Computer Architectures Lab Peripheral Devices Input-Output Interface Asynchronous Data Transfer Modes.
Dr. Michael Nasief Lecture 2
Switching Techniques In large networks there might be multiple paths linking sender and receiver. Information may be switched as it travels through various.
ECE 544 Project3 Team member: BIAO LI, BO QU, XIAO ZHANG 1 1.
Overview of Computer Architecture and Organization
Data Communication Networks
Md. Mojahidul Islam Lecturer Dept. of Computer Science & Engineering
Md. Mojahidul Islam Lecturer Dept. of Computer Science & Engineering
Overview of Computer Architecture and Organization
Multiprocessors and Multi-computers
Presentation transcript:

1 SpaceWire Router ASIC Steve Parkes, Chris McClements Space Technology Centre, University of Dundee Gerald Kempf, Christian Toegel Austrian Aerospace Stephan Fisher Astrium GmbH, Pierre Fabry, Agustin Leon ESA, ESTEC

2 SpW-10X SpW-10X Architecture Routing Switch SpW Port 1 SpW Port 2 SpW Port 3 SpW Port 4 SpW Port 5 SpW Port 6 SpW Port 7 SpW Port 8 Time-Code Interface Configuration Port 0 Routing Table Parallel Port 9 Parallel Port 10

3 SpaceWire Ports  SpaceWire compliant  Data Signalling Rate –200 Mbits/s maximum –Selectable 2 – 200 Mbits/s  Each SpaceWire port can run at a different speed  LVDS drivers and receivers on chip –Avoids size, mass, cost of external LVDS chips  Receiver auto-start mode  Power control –Each SpaceWire port can be completely disabled  including clock tree –LVDS can be tri-stated with auto-enable –Links can be held disconnected until there is data to send

4 Parallel Ports  Parallel ports to support connection to –Processors –Simple logic  8-bit data + control/data flag  FIFO type interface  Operate at speed of SpaceWire links –i.e. 200 Mbits/s

5 Routing Switch  Switches packet being received to  Appropriate output port  SpaceWire and Parallel ports treated the same  Non-blocking –If the required output port is not being used already –Guaranteed to be able to forward packet –Rapid packet switching times –Low latency  Worm-hole routing

6 SpaceWire Packets  Packet Format  Destination –represents either path to, or identity of destination node  Cargo –data or message to be transferred from source to destination  End of Packet Marker –indicates end of packet

7 Wormhole Routing NODE ROUTER NODE Router receives header and checks requested output port Router connects input to output and packet flows through router When EOP marker seen, router terminates connection and frees output port Node sends out packet

8 Wormhole Routing  Advantages –No packet buffering –Little buffer memory –Can support packets of arbitrary size –Rapid switching  Disadvantages –If output port not ready –Then have to wait –Blocks all links being used for the waiting packet

9 Routing Table Address … … Port 0Port 1Port 2Port 3Port Configuration Path Addressing Logical Addressing Reserved

10 Path Addressing  destination is specified as router output port number  node 1 to node 3  node 1 to node 8 N1N2N3N4N5N6N7N8N9 Router R Router R Router R Router R

Logical Addressing  each destination has a unique logical address  each router has a list of which port(s) to send data out for each possible destination  node 1 to node with logical address 43  node 1 to node with logical address 163 N1N2N3N4N5N6N7N8N9 Router R Router R Router R Router R LA 41LA 42LA 43LA 152LA130LA 131LA 175LA 163LA 182 LA = Logical Address

12 Priority  Arbitration in Router –Fair arbitration –Priority based  SpaceWire header contains address only  Assign priority to logical addresses

13 Arbitration INPUT 1 INPUT 2 INPUT 3 INPUT 4 OUTPUT N INPUT 5 INPUT 6 EOP

14 Priority Address … … Port 0Port 1Port 2Port 3Port Configuration Path Addressing Logical Addressing Reserved Priority

15 Arbitration with Priority INPUT 1 INPUT 2 INPUT 3 INPUT 4 OUTPUT N INPUT 5 INPUT 6 EOP High Priority EOP

16 Group Adaptive Routing Instrument 1 High Rate Memory Instrument 2 Processor Router Instrument 3 Router Instrument 4 Instrument 5 GAR

17 Group Adaptive Routing Address … … Port 0Port 1Port 2Port 3Port Configuration Path Addressing Logical Addressing Reserved Priority

18 Configuration Port  Used to configure router device –Routing tables –Link speeds –Power states –Etc  Used to read router status  RMAP Remote Memory Access Protocol  Used for reading and writing configuration port registers  Router can be configured over –Any SpaceWire port –Any Parallel port

19 Time-Code Port  Sends and receives time-codes  Tick-in –Internal time-counter incremented and time-code sent –Or –Value on the time-code input port is sent as a time-code  Tick-out –Indicates valid time-code received –Value of time-code on time-code output port

20 Status/Configuration Interface  On power up holds some configuration information  Thereafter provides status according to four address lines  0-10: Port status –0: Configuration port –1-8: SpaceWire port –9-10: Parallel port  11: Network discovery –Return port –This is a router  12: Router control –Enables and timeouts  13: Error active  14: Time-code  15: General purpose –Contents of general purpose register –Settable by configuration command

21 Router ASIC Performance  ASIC –Implementation in Atmel MH1RT gate array –Max gate count 519 kgates (typical) –0.35 µm CMOS process  Radiation tolerance –100 krad –SEU free cells to 100 MeV –Used for all critical memory cells –Latch-up immunity to 80 MeV  Performance –SpaceWire interface baud-rate 200 Mbits/s –LVDS drivers/receivers integrated on-chip  Power –4 W power with all links at maximum data rate –Single 3.3 V supply voltage  Package –196 pin ceramic Quad Flat Pack 25 mil pin spacing

22 ESA SpaceWire Router Performance

23 Applications – Standalone Router Instrument 1 High Rate Memory Instrument 2 Processor Router Memory Processor Instrument 3 Router Instrument 4 Instrument 5 Router

24 Applications – Embedded Router PrimeRedundant Instrument 1 High Rate Memory Instrument 2 Processor Router Memory Processor Instrument 3 Router Instrument 4 Instrument 5 Router

25 Applications – Node Interface Instrument 1 High Rate Instrument Control FPGA Router

26 Applications – Node Interface Memory Banks Memory Control FPGA Router

27 Applications – Node Interface Processor I/O Control FPGA Router Memory

28 Router Prototype Implementations

29 Router Prototype Implementations

30 Router Prototype Implementations

31 Team  University of Dundee –Design and Testing  Austrian Aerospace –Independent VHDL Test Bench –Transfer to ASIC technology  Astrium GmbH –Functional Testing  Atmel –ASIC Manufacture  STAR-Dundee –Support and Test Equipment

32 Conclusions  ESA router has extensive capabilities  Suitable for a wide range of applications  Independently tested  Extensively validated  Full range of support services available