March 2008 ALQ155 AAG Clinic 2008 1 ALQ155 AAG Conversion Clinic Team Members David Gedge Nate Decker William Sackett Spencer LittleAdvisors Dr. Priyank.

Slides:



Advertisements
Similar presentations
Higher Computing Computer Systems S. McCrossan Higher Grade Computing Studies 7. Systems Software 1 System Software This software is used to provide the.
Advertisements

Sumitha Ajith Saicharan Bandarupalli Mahesh Borgaonkar.
Why to learn OSI reference Model? The answer is too simple that It tells us that how communication takes place between computers on internet but how??
Automatic Test Equipment- Complete Solution SOFTECH CONSULTANTS.
1 SECURE-PARTIAL RECONFIGURATION OF FPGAs MSc.Fisnik KRAJA Computer Engineering Department, Faculty Of Information Technology, Polytechnic University of.
Team Morphing Architecture Reconfigurable Computational Platform for Space.
March 2008 ALQ155 AAG Clinic ALQ155 AAG Clinic ALQ155 AAG Conversion Clinic Team Members David Gedge Nate Decker William Sackett Spencer.
IO Controller Module Arbitrates IO from the CCP Physically separable from CCP –Can be used as independent data logger or used in future projects. Implemented.
Configurable System-on-Chip: Xilinx EDK
March 2008 ALQ155 AAG Clinic ALQ155 AAG Conversion Clinic Team Members David Gedge Nate Decker William Sackett Spencer LittleAdvisors Dr. Priyank.
Midterm Tuesday October 23 Covers Chapters 3 through 6 - Buses, Clocks, Timing, Edge Triggering, Level Triggering - Cache Memory Systems - Internal Memory.
VHDL AES 128 Encryption/Decryption
Wireless Terminal and PC Interface Using VLSI EE452 - Senior Project Members: Chris Brophy Matt Olinger Advisor: Dr. V. Prasad 5/2/02.
March 2008 ALQ155 AAG Clinic ALQ155 AAG Conversion Clinic Team Members David Gedge Nate Decker William Sackett Spencer LittleAdvisors Dr. Priyank.
v8.2 System Generator Audio Quick Start
Cambodia-India Entrepreneurship Development Centre - : :.... :-:-
© 2011 Xilinx, Inc. All Rights Reserved Intro to System Generator This material exempt per Department of Commerce license exception TSU.
CPE 169 Digital Design Laboratory Digilent Inc. Nexys Development Board.
General Purpose FIFO on Virtex-6 FPGA ML605 board Students: Oleg Korenev Eugene Reznik Supervisor: Rolf Hilgendorf 1 Semester: spring 2012.
Xilinx at Work in Hot New Technologies ® Spartan-II 64- and 32-bit PCI Solutions Below ASSP Prices January
Image Processing for Remote Sensing Matthew E. Nelson Joseph Coleman.
Impulse Embedded Processing Video Lab Generate FPGA hardware Generate hardware interfaces HDL files HDL files FPGA bitmap FPGA bitmap C language software.
© 2003 Xilinx, Inc. All Rights Reserved CORE Generator System.
A+ Certification Guide Chapter 3 BIOS, CMOS, and Firmware Bootup and Configuration Files.
Pinewood Derby Timing System Using a Line-Scan Camera Rob Ostrye Class of 2006 Prof. Rudko.
OHT 7.1 Galin, SQA from theory to implementation © Pearson Education Limited 2004 Chapter 7.1.
MICROPROCESSOR INPUT/OUTPUT
4 Linking the Components. © 2005 Pearson Addison-Wesley. All rights reserved Figure 4.1 This chapter focuses on how the hardware layer components are.
Boolean Algebra (Continued) ELEC 311 Digital Logic and Circuits Dr. Ron Hayne Images Courtesy of Cengage Learning.
CHAPTER FOUR COMPUTER SOFTWARE.
Maurice Goodrick, Bart Hommels 1 CALICE-UK WP2.2 Slab Data Paths Plan: – emulate multiple VFE chips on long PCBs – study the transmission behaviour.
ASIC/FPGA design flow. FPGA Design Flow Detailed (RTL) Design Detailed (RTL) Design Ideas (Specifications) Design Ideas (Specifications) Device Programming.
Foundation Express The HDL Value Leader. Xilinx Foundation Express The HDL Value Leader  Complete HDL Development Environment Best in Class EDA Tools.
GBT Interface Card for a Linux Computer Carson Teale 1.
Xilinx Development Software Design Flow on Foundation M1.5
© 2003 Xilinx, Inc. All Rights Reserved For Academic Use Only Xilinx Design Flow FPGA Design Flow Workshop.
©G. Millbery 2003Systems and User Interface SoftwareSlide 1 Self Documenting Systems  Systems where no external documentation is necessary  Includes:
ECE 477 Design Review Team 2  Fall Outline Project overviewProject overview Project-specific success criteriaProject-specific success criteria.
® SPARTAN Series High Volume System Solution. ® Spartan/XL Estimated design size (system gates) 30K 5K180K XC4000XL/A XC4000XV Virtex S05/XL.
Testing results of PXL RDO board JTAG daisy chain
NIOS II Ethernet Communication Final Presentation
Introduction to FPGA Created & Presented By Ali Masoudi For Advanced Digital Communication Lab (ADC-Lab) At Isfahan University Of technology (IUT) Department.
Lab:How to use SSG to build your security solution V1.0 Bob Yi Aug 4, 2008.
® Java Debug Hardware Modules Using JBits by Jonathan Ballagh Eric Keller Peter Athanas Reconfigurable Architectures Workshop 2001.
This material exempt per Department of Commerce license exception TSU Xilinx Tool Flow.
Part A Presentation Implementation of DSP Algorithm on SoC Student : Einat Tevel Supervisor : Isaschar Walter Accompanying engineer : Emilia Burlak The.
Basic Input/Output System
displayCtrlr Specification
CascadedBCDCntr&Display Aim : Capture, simulate and implement a 2-digit, loadable BCD up/down counter, with chip enable I/P (CE) and chip enable O/P (CEO).
MIPS Microprocessor (Cache Circuits) ‏ Rhys Bowden, Robert Moric, Joel Stanley, Melanie Tan.
Introduction to FPGA Tools
Tools - Design Manager - Chapter 6 slide 1 Version 1.5 FPGA Tools Training Class Design Manager.
Tools - LogiBLOX - Chapter 5 slide 1 FPGA Tools Course The LogiBLOX GUI and the Core Generator LogiBLOX L BX.
Quick guide to ASIMON configuration For version 3.0 or greater SAFETY AT WORK Date: 3/18/2009.
Credit:  An operating system is the program that is loaded into the computer  coordinates all the activities among.
Survey of Reconfigurable Logic Technologies
Lesson 2 Component Overview Core Hardware Fundamentals.
TRAFFIC CONTROL SIGNALS. With the name of ALLAH, the most BENEFICENT and the most MERCIFUL.
How to use ISE Dept. of Info & Comm. Eng. Prof. Jongbok Lee.
Jason O. Trinidad-Pérez Department of Electrical and Computer Engineering Inter American University of Puerto Rico Mentors: Yuriy Pischalnikov and Warren.
Chapter 4. CONCEPT OF THE OPERATING SYSTEM MANAGING ESSENTIAL FILE OPERATIONS.
Hardware and Software Hardware refers to the physical devices of the computer system e.g. monitor, keyboard, printer, RAM etc. Software is a set of programs,
Implementing VHDL Modules onto Atlys Demo Board
Embedded systems, Lab 1: notes
Incremental Learning in Artificial Neural Networks
Founded in Silicon Valley in 1984
BIOS Chapter 6.
Group 4 Alix Krahn Denis Lachance Adam Thomson
Group 4 Alix Krahn Denis Lachance Adam Thomson
Presentation transcript:

March 2008 ALQ155 AAG Clinic ALQ155 AAG Conversion Clinic Team Members David Gedge Nate Decker William Sackett Spencer LittleAdvisors Dr. Priyank Kalla Thomas Dixon Special Thanks to Craig Gordon, Tim Price, and Ryan Yoshida

March 2008 ALQ155 AAG Clinic 2008 Recap on the HAFB Clinic Military aircraft use Line Replaceable Units (LRU’s)

March 2008 ALQ155 AAG Clinic 2008 CAPRE The airforce uses a program on a laptop called CAPRE to communicate with and configure LRU’s on planes.

March 2008 ALQ155 AAG Clinic 2008 The Big Picture To adapt to newer technologies, older tools are being upgraded. PAM PIM LRU

March 2008 ALQ155 AAG Clinic 2008 Programmable Interface Module The PIM 2.0 is our focus PIM hardware has changed from 1.1 to 2.0 New FPGA New USB chip New peripherals

March 2008 ALQ155 AAG Clinic 2008 How does that affect us? To address these changes, we altered: USB Firmware USB Firmware CAPRE Software CAPRE Software FPGA Bitmap FPGA Bitmap

March 2008 ALQ155 AAG Clinic 2008 FPGA The PIM is talks to several different LRU’s To facilitate this, the core is an FPGA -Xilinx Spartan3 The FPGA executes a bitmap generated through VHDL by Xilinx ISE

March 2008 ALQ155 AAG Clinic 2008 Creating the Bitmap Pre-existing VHDL code was available from past clinics Pre-existing VHDL code was available from past clinics FPGA pinout for the Spartan3 had changed FPGA pinout for the Spartan3 had changed A new user constraint file (UCF) was needed A new user constraint file (UCF) was needed Using the schematics from both the older and newer PIM designs the older UCF was translated into the new file Using the schematics from both the older and newer PIM designs the older UCF was translated into the new file

March 2008 ALQ155 AAG Clinic 2008 An Extra Step Default bitmaps created by the Xilinx bitgen are the wrong format for loading onto the FPGA We correct this using a Xilinx tool called PromGen

March 2008 ALQ155 AAG Clinic 2008 Disable unused peripherals We do not need to use RAM RS Each device is disabled with a control signal.

March 2008 ALQ155 AAG Clinic 2008 New VHDL Signals

March 2008 ALQ155 AAG Clinic 2008 Problem: Power Failure Problem: After loading the FPGA, the USB chip would sometimes lose its data Cause: A bank of capacitors was drawing power Solution: Introduce delays into the power-up sequence

March 2008 ALQ155 AAG Clinic 2008 Capacitor Banks

March 2008 ALQ155 AAG Clinic 2008 VHDL Power-up Delays A counter is used to delay each enable signal leading to each bank of capacitors Pswitch: , , ,

March 2008 ALQ155 AAG Clinic 2008 The Result Error message: LRU is not responding

March 2008 ALQ155 AAG Clinic 2008 Feedback Questions or Comments?