RAD Engineering BLM VME J2 Backplane Printed Circuit Board Backplane Crosstalk Comparison January 25, 2005.

Slides:

Advertisements

Similar presentations

Controller Tests Stephen Kaye Controller Test Motivation Testing the controller before the next generation helps to shake out any remaining.

Advertisements

Khaled A. Al-Utaibi 8086 Bus Design Khaled A. Al-Utaibi

A/C Generator Systems.

By Jonathan Coup.  Crosstalk is the transfer of energy between adjacent conductors due to either capacitive or inductive coupling.  In order for crosstalk.

G. Visser, IU, 4/10/2014 Single-photon signals from PMT through front board and pogo pins to 30 Ω load on carrier (mockup) board 4 independent events,

Transmission Lines Demonstration High Frequency Electronics Course EE527 Andrew Rusek Oakland University Winter 2007 Demonstration is based on the materials.

Introduction to electronics lab ENGRI 1810 Using: Solderless prototype board (white board) Digital multimeter (DMM) Power Supply Signal Generator Oscilloscope.

Chapter 3 Basic Logic Gates 1.

1 Alan Rux Electrical and Computer Engineering Department University of Massachusetts Lowell Campus Analog Discovery Design Kit Analog Discovery Design.

Anode Front-End Electronics current status Presented by Nikolay Bondar. Fermilab. 09/08/00.

& Electronics Lab. BL 424 Test Equipment.

Some Concepts from the Labs 22 Feb RC Filter and LabVIEW lab Function generator and internal resistance Root-Mean-Square (rms) value of a sinusoidal.

Veto Wall Test Hyupwoo Lee MINERvA/Jupiter Group Meeting Feb, 13, 2008.

Uli Schäfer 1 JEM PRR Design changes Post-FDR tests FDR issues.

1 EE 188L Lab #2 Test Bench Photos. 2 Vout R1 R5 R4 R3 R C2 C1 R7 R6 At this end there will be a cut-out and/or a dot next to pin 1 -15V.

CHAOS IN A DIODE: PERIOD DOUBLING AND CHAOTIC BEHAVIOR IN A DIODE DRIVEN CIRCUIT Maxwell Mikel-Stites University of Rochester, Rochester, NY, Chris.

David Nelson STAVE Test Electronics July 21, ATLAS STAVE Test Results Version 1 David Nelson July 21, 2008.

1 Lab Equipment. 2 TopicSlides DC Power Supply3-4 Digital Multimeter5-8 Function Generator9-12 Scope – basic controls13-20 Scope – cursors21-24 Scope.

Electronic Instrumentation Experiment 1 * Part A: Circuit Basics, Equipment, Sound Waves * Part B: Resistors, Circuit Analysis, Voltage Dividers * Part.

Electric Curcuits and Measurements Basic Electrical components and their functions Measurements of electrical circuits characteristics - Multimeter - Oscilloscope.

E102 LAB Temperature Control of Heated Block. Temperature Controller Specifications Design, simulate and test a control system for temperature control.

Circuit Lab. Experiment-3 Operating the function generator and digital oscilloscope.

The following schematic displays the general setup of the Dunk Probe test. The Aluminum sample tested during this run (DSAT3) had a thickness of 200nm.

Pulse Width Modulation (PWM) LED Dimmer Circuit

An Inverting Amplifier. Op Amp Equivalent Circuit The differential voltage v d = v 2 – v 1 A is the open-loop voltage gain v2v2 v1v1 An op amp can be.

AZIZ112/MAPLD2004 Printed Circuit Board Simulation: A Look at Next Generation Simulation Tools and Their Correlation to Laboratory Measurements Shahana.

© 2001 By Default! A Free sample background from Slide 1 Gigabit Optical Ethernet ECE 4006C – Spring 2002 – G1 Team Ryan.

RM2C Understanding Connections on the Robot Control Board (RCB).

October 10, USB 2.0 Test Modes and Their Application Jon Lueker Intel Corporation.

Electronic Circuits Laboratory EE462G Lab #1 Measuring Capacitance, Oscilloscopes, Function Generators, and Digital Multimeters.

Waveform 2.1 Basic Digital Waveforms 2 Measurement Paul Godin Updated October 2009.

Mark Raymond /10/051 Trip-t testing brief status report test setup description - hardware and software some very early results.

Instrumental Analysis Electrical Components and Circuits.

rectangular waveguides x z y 0 a b 0 TE or H mode.

Transistor Amplifiers

Frequently Unasked Questions Loyola Blakefield Introduction to Engineering March 8, 2012 Bob Rassa, Raytheon Space & Airborne Systems

CAEN November 15, 2002 Vandelli W. 1 Test Conditions Prototype fed by CAEN Module 2527 through 100 m long cables From channels status page on generator.

TDS8000 and TDR Considerations to Help Solve Signal Integrity Issues.

Lecture #2 Oscilloscopes 2 Comparators EE 211 Clarkson University.

Vertical deflection system: * The function of the deflection system provides an amplified signal of the proper level to derive the vertical deflection.

First, let’s review the structure and use of a breadboard.

General Purposes Input/ Output Daughter board for Univ Eval Rev B Julien Cercillieux University of Hawaii

ECE 300 Microprocessor Project MSP 430. Group Members Demetric Banahene David Fish Zack Pannell.

University of Tehran 1 Interface Design PCB Design Tips Omid Fatemi.

HBD FEM Overall block diagram Individual building blocks Outlook ¼ detector build.

© H. Heck 2008Section 2.71 Module 2:Measurement Topic 7:Time Domain Reflectometry OGI EE564 Howard Heck.

Physics 2225: Working With Electronic Equipment Purpose  Learn how to use basic electronic equipment: Digital multi meter Oscilloscope Function generator.

ILC Hybrid MOSFET/Driver Module Update T. Tang, C. Burkhart September 29, 2011.

Lab instruments ELCT 201 Digital Multimeter Voltage Tester

Charge Measurement Using Commercial Devices Jinyuan Wu, Zonghan Shi For CKM Collaboration. Jan

March 9, 2005 HBD CDR Review 1 HBD Electronics Preamp/cable driver on the detector. –Specification –Schematics –Test result Rest of the electronics chain.

Update on final LAV front-end M. Raggi, T. Spadaro, P. Valente & G. Corradi, C. Paglia, D. Tagnani.

E-Cal Readout Boards - 8 Boards total -Design & Fabrication at Jlab - Assembly at Orsay Nick Nganga HPS Collaboration Oct Jlab.

Charge Measurement Using Commercial Devices Jinyuan Wu, Zonghan Shi For CKM Collaboration. Jan

Information for the assembly of the test board w/ PMT and preamps

The University of Texas at Arlington Electrical Engineering Department

Experiment 10: Inverting Amplifier With Modifications that Require the Use of the Velleman Oscilloscope.

ABE425 Engineering Measurement Systems Electronic Parts Dr. Tony E. Grift Dept. of Agricultural & Biological Engineering University of Illinois.

ECE Fun II Test 2 Review. -Fourier transform: U&Y, 5-7, 5-8, some of 5-10 o Definition o Properties o Basic functions -LTIC systems U&Y, 5-12 o Input/output.

SCROD CAL buffer test results The buffer was fed with sinewave in range 150 – 750 MHz, and first the input and then the output were measured on scope for.

Chapter 2. High-speed properties of logic gates.

발표자 : 이재신 발표 일시 : Chapter 2 Hardware Fundamentals for the Software Engineer The embedded-systems software engineer must often understand.

Transient Response. Transient Analysis Plot of the voltages or currents as a function of time. – Output plot mimics the oscilloscope display. If simulating.

전자파 연구실 1. Fundamentals. 전자파 연구실 1.1 Frequency and time Passive circuit elements is emphasized in high speed digital design : Wires, PCB, IC- package.

ECE Fun II Test 2 Review.

Inverting and Non-inverting Op-Amp

DC/DC Converter Flexibility Enables Adding Noise Reduction Circuitry

Michael Lupberger Dorothea Pfeiffer

Tutorial on the Ortec 935 Quad Constant Fraction Discriminator

2019 Investing Now Summer Program

Presentation transcript:

RAD Engineering BLM VME J2 Backplane Printed Circuit Board Backplane Crosstalk Comparison January 25, 2005

Initial Look at Crosstalk  How does the RAD Engineering design affect crosstalk and signal quality?  Where to start? Al suggests comparing what we have (RAD Engineering) with another commercial backplane.  Fortunately? We have a Bicc-Vero VME J2 backplane lying around.  Not great, but something to start with.

Test Equipment Used  Scope: HP 54825A Infinium Oscilloscope, 500 MHz, 2 Ga/s  Probes: HP 1160A Probes 500 MHz, 10 Meg Ohm, 9pf  Pattern Generator: HP 16520A 50 M/bit Second Data Rate  RAD Engineering VME J2 Backplane

 Backplane current draw with just built-in (B Row) terminations = Amps.  Backplane current draw with built-in and Control Bus terminations = Amps.  Measured termination voltages for Control Bus signal lines, D0-D7, pins  Pin 19 D0 = 2.993V, Pin 20 D1 = 3.001V, Pin 21 D2 = 3.002V  Pin 23 D3 = 2.998V, Pin 24 D4 = 2.999V, Pin 25 D5 = 2.997V  Pin 26 D6 = 2.994V, Pin 27 D7 = 2.997V  VME spec. for termination voltage is: 2.94V, +/-10% Basic Checks on Signal Lines

Test Pulse Pattern  Backplane Vcc = 5.10V  Input Pulse Level High = 3.00V, Low = 0.20V  Output Pulse Level = TTL (74F241 Buffer)  Pulse Pattern has a 50ns or 100ns bit time.  Initial Pulse Pattern is binary count sequence.  Pulse Pattern then changes to all 1’s & 0’s.  Pattern Generator buffered output and signal of interest terminated properly at each end of the backplane (Standard VME Practice).

Test Signal Lines  Drive Test signals on VME B Row pins.  Scope Ch. 1, Pin 23 (D24), Color Yellow.  Scope Ch. 2, Pin 25 (D26), Color Green.  Scope Ch. 3, Pin 24 (D25), Color Purple.  Pins 23 and 25 are driven at slot four by a 74F241 (VME spec.) and properly terminated at each end of the backplane.  Pin 24 (Channel 3) not driven but terminated.

Bicc-Vero VME J2 Backplane File Name: BLMBKPLN01.TIF Channel 3 sits at a DC level of about 3.0 Volts. Peak on transients measure around 820 mv. Scope view from slot 12 (slot 9 (halfway) from slot 4, the driven slot).

RAD Engineering VME J2 Backplane Scope view from slot 12 (slot 9 (halfway) from slot 4, the driven slot). File Name: BLMBKPLN04.TIF Channel 3 DC level is ~3.0 V. Transients are ~380 mv. This is less than half of the Bicc- Vero Backplane.

Bicc-Vero VME J2 Backplane Scope Screen Dump viewed from slot 21 (last slot). File Name: BLMBKPLN02.TIF With Channel 1 Overshoot and Preshoot measurements displayed.

RAD Engineering VME J2 Backplane Scope Screen Dump viewed from slot 21 (last slot). File Name: BLMBKPLN06.TIF With Channel 1 Overshoot and Preshoot measurements displayed.

Bicc-Vero VME J2 Backplane Scope Screen Dump viewed from slot 21 (Last slot). File Name: BLMBKPLN03.TIF Pattern Generator period decreased to 50ns from 100ns. Channel 1 Overshoot and Preshoot measurements displayed.

RAD Engineering VME J2 Backplane Scope Screen Dump viewed from slot 21 (Last slot). File Name: BLMBKPLN07.TIF Pattern Generator period decreased to 50ns from 100ns. Channel 1 Overshoot and Preshoot measurements displayed.

RAD Engineering VME J2 Backplane  How would a fully loaded backplane affect the level of crosstalk seen on the signal line?  How to simulate a fully loaded backplane?  Slots 5-11 and have a 18pf capacitor installed on the B Row between pins 22 (GND) and 23 (D24)  Simulated load is: 16 x 18pf = 288pf  VME spec. is:  20pf per slot (For Add/Data)

RAD Engineering VME J2 Backplane File Name: BLMBKPLN08.TIF Simulating a fully loaded backplane. Channel 1 Overshoot and Preshoot measurements displayed. Scope view from slot 12.

RAD Engineering VME J2 Backplane File Name: BLMBKPLN09.TIF Setup same as BLMBKPLN08.TIF Except: Pattern Generator period decreased to 50ns from 100ns. Scope view from slot 12.

RAD Engineering VME J2 Backplane Scope view from slot 21. File Name: BLMBKPLN10.TIF Simulating a fully loaded backplane. Slots 5-20 have a 18pf capacitor installed.

RAD Engineering VME J2 Backplane File Name: BLMBKPLN11.TIF Setup same as BLMBKPLN10.TIF Except: Pattern Generator period decreased to 50ns from 100ns. Scope view from slot 21.

Comparison Summary  Bicc-Vero VME J2 Backplane  Crosstalk Amplitude = 820 mv.  RAD Engineering VME J2 Backplane  Crosstalk Amplitude = 380 mv.  The RAD design uses many ground isolation islands between parallel traces.  RAD Engineering Backplane Design appears to minimize the level of crosstalk.