How the SR latch works SR = set/reset. The NOR gate Only ON when BOTH inputs are off.

Slides:

Advertisements

Similar presentations

Lab 08: SR Flip Flop Fundamentals:

Advertisements

Discrete Mathematical Structures: Theory and Applications

Basic Logic Gates Discussion D5.1 Section Sections 13-3, 13-4.

Sequential Logic Circuits. Set-Reset Latch The Set-Reset latch or bistable is a simple sequential logic circuit that remembers what has happened to the.

Logic Gates Some Most All Learning Objective

Module 3 Combinational and Sequential Logic Circuit By: Cesar Mendoza.

Lesson Objectives Understand and produce simple logic diagrams using the operation NOT, AND and OR Produce a truth table from a given logic diagram.

RS Flip Flops Benchmark Companies Inc PO Box Aurora CO

Flip-Flops Basic concepts. A. Yaicharoen2 Flip-Flops A flip-flop is a bi-stable device: a circuit having 2 stable conditions (0 or 1) A flip-flop circuit.

Module 5 – Sequential Logic Design with VHDL

Changes in input values are reflected immediately (subject to the speed of light and electrical delays) on the outputs Each gate has an associated “electrical.

Introduction to Sequential Logic Design Latches. 2 Terminology A bistable memory device is the generic term for the elements we are studying. Latches.

Give qualifications of instructors: DAP

Computer Science 210 Computer Organization Clocks and Memory Elements.

Latches CS370 –Spring 2003 Section 4-2 Mano & Kime.

Digital Logic Structures: Chapter 3 COMP 2610 Dr. James Money COMP

Latches. Outline  Pulse-Triggered Latch  S-R Latch  Gated S-R Latch  Gated D Latch.

CS 151 Digital Systems Design Lecture 19 Sequential Circuits: Latches.

Sequential Logic Latches and Flip-Flops. Sequential Logic Circuits The output of sequential logic circuits depends on the past history of the state of.

Module 12.  In Module 9, 10, 11, you have been introduced to examples of combinational logic circuits whereby the outputs are entirely dependent on the.

Sequential logic circuits. 2 Outline Sequential Circuit Models –Asynchronous –Synchronous Latches Flip-Flops.

1 Chapter 8 Flip-Flops and Related Devices. 2 Figure 8--1 Two versions of SET-RESET (S-R) latches S-R (Set-Reset) Latch.

Digital Logic Design Brief introduction to Sequential Circuits and Latches.

ECE 3130 – Digital Electronics and Design Lab 5 Latches and Flip-Flops Fall 2012 Allan Guan.

COMPSCI 210 Semester Tutorial 3: Latches & Exercises from Ch3.

Latches Module M10.1 Section 7.1. Sequential Logic Combinational Logic –Output depends only on current input Sequential Logic –Output depends not only.

Latches Section 4-2 Mano & Kime. Sequential Logic Combinational Logic –Output depends only on current input Sequential Logic –Output depends not only.

Latches Lecture L8.1 Section 7.1 – Book Sect. 8.1– Handout.

In a not gate, if the input is on(1) the output is off (0) and vice versa.

Digital Electronics and Computer Interfacing Tim Mewes 3. Digital Electronics.

ETE Digital Electronics Latches and Flip-Flops [Lecture:12] Instructor: Sajib Roy Lecturer, ETE, ULAB.

Components used in the the Project J-K Flip Flop Switch Power Alternator 7-Segment Display Coded Decimal (BCD) Display.

LOGIC GATES Logic generally has only 2 states, ON or OFF, represented by 1 or 0. Logic gates react to inputs in certain ways. Symbol for AND gate INPUT.

Truth tables AND Gate Input 1Input output ? ? ? ? Input 1Input output ? ? ? ? OR Gate.

Unit 11 Latches and Flip-Flops Fundamentals of Logic Design By Roth and Kinney.

Logic Gates It’s Only Logical. Logic Gates Are the switches that computers and similar devices use. They hold their state until something changes. Are.

LOGIC GATES “ Logic, like whiskey, loses its beneficial effect when taken in too large quantities “

Synchronous Sequential Circuits by Dr. Amin Danial Asham.

Chapter 10 Flip-Flops and Registers 1. Objectives You should be able to: Explain the internal circuit operation of S-R and gated S-R flip-flops. Explain.

1 Synchronous Sequential Logic Sequential Circuits Every digital system is likely to have combinational circuits, most systems encountered in practice.

Synchronous Sequential Logic A digital system has combinational logic as well as sequential logic. The latter includes storage elements. feedback path.

Synchronous Sequential Circuits by Dr. Amin Danial Asham.

AND Gate Inputs Output Input A (Switch) Input B (Switch) Output Y (Lamp) 0 (Open) 0 (OFF) A B Lamp.

CS151 Introduction to Digital Design Chapter 5: Sequential Circuits 5-1 : Sequential Circuit Definition 5-2: Latches 1Created by: Ms.Amany AlSaleh.

A latch is a temporary storage device that has two stable states (bistable). It is a basic form of memory. The S-R (Set-Reset) latch is the most basic.

Synchronous Sequential Circuits by Dr. Amin Danial Asham.

CENG 241 Digital Design 1 Lecture 7 Amirali Baniasadi

ECE 301 – Digital Electronics Brief introduction to Sequential Circuits and Latches (Lecture #14)

Chapter 33 Basic Logic Gates. Objectives After completing this chapter, you will be able to: –Identify and explain the function of the basic logic gates.

4–1. BSCS 5 th Semester Introduction Logic diagram: a graphical representation of a circuit –Each type of gate is represented by a specific graphical.

7. Latches and Flip-Flops Digital Computer Logic.

Computer Science 210 Computer Organization

LATCHES AND FLIP-FLOPS

Lab 08: SR Flip Flop Fundamentals:

Exclusive OR Gate.

FIGURE 5.1 Block diagram of sequential circuit

Digital Design Lecture 9

KS4 Electricity – Electronic systems

KS4 Electricity – Electronic systems

Digital Signals Digital Signals have two basic states:

Computer Science 210 Computer Organization

Latches and Flip-Flops 2

Lesson Objectives Aims

Computer Science 210 Computer Organization

JC Technology Logic Gates.

KS4 Electricity – Electronic systems

Latches and Flip-Flops 2

Logic Gates AIM: To know the different types of logic gate

Presentation transcript:

How the SR latch works SR = set/reset

The NOR gate Only ON when BOTH inputs are off

S-R Latch active high Turn on S Both inputs to top gate are off so Q is on Both inputs to lower gate are on so Q’ is off

S-R Latch active high Turn off S No change

S-R Latch active high Turn on R Both inputs to top gate are on so Q’ is on Both inputs to lower gate are off so Q is off

S-R Latch active high Turn off R No change Turning R on or off doesn’t change anything This is a valid state because Q and Q’ are opposites.

S-R Latch active high Turn on both S and R When S and R are both on, the output of the gates change so both Q and Q’ are off. Unstable state because Q and Q’ MUST be opposites of each other

Summary of states SRQQ’ 00NC No Change 0101Latch is RESET 1010Latch is SET 11??Invalid condition

Other variations On the SR latch

Active low NAND is only low when both inputs are high InputsOutputs QComments 00??Invalid Condition 0110Latch is SET 1001Latch is RESET 11NC No change RSRS Since R and S are opposites

Logic symbols for SR latch

The gated latch Requires the enabler to be on to effect a change

Gated D latch InputsOutputs DENQComments 0101Latch is RESET 1110Latch is SET X0NC Latch remains in present state

Gated latch symbols