BONDING The construction of any complicated mechanical device requires not only the machining of individual components but also the assembly of components.

Slides:



Advertisements
Similar presentations
MICROELECTROMECHANICAL SYSTEMS ( MEMS )
Advertisements

6.1 Transistor Operation 6.2 The Junction FET
Thermo-compression Bonding
FABRICATION PROCESSES
Wafer Level Packaging: A Foundry Perspective
Simplified Example of a LOCOS Fabrication Process
MICROFLEX S Beeby, J Tudor, University of Southampton Introduction to MEMS What is MEMS? What do MEMS devices look like? What can they do? How do we make.
INTEGRATED CIRCUITS Dr. Esam Yosry Lec. #6.
1 Microelectronics Processing Course - J. Salzman - Jan Microelectronics Processing Oxidation.
Integrated Circuits (ICs)
Chapter 7b Fabrication of Solar Cell. Different kind of methods for growth of silicon crystal.
Applications: Angular Rate Sensors (cont’d)
Bulk MEMS 2014, Part 1 Types of MEMS Bulk MEMS: anisotropic wet or DRIE of bulk silicon SOI MEMS: DRIE or wet etching of SOI.
Applications: CO Gas Sensor
Bulk MEMS 2013, Part 2
The Deposition Process
INTEGRATED CIRCUITS Dr. Esam Yosry Lec. #5.
MEMs Fabrication Alek Mintz 22 April 2015 Abstract
Device Fabrication Example
Department of Electrical Engineering, National Taiwan University NOVEL WAFER BONDING TECHNOLOGY SURVEY Po-Wen Chen Department of Electrical Engineering.
Rochester Institute of Technology - MicroE © REP/LFF 8/17/2015 Metal Gate PMOS Process EMCR201 PMOS page-1  10 Micrometer Design Rules  4 Design Layers.
Semiconductor Device and Processing Technology
Fabrication of Active Matrix (STEM) Detectors
MonolithIC 3D Inc., Patents Pending MonolithIC 3D ICs RCAT approach 1 MonolithIC 3D Inc., Patents Pending.
MOHD YASIR M.Tech. I Semester Electronics Engg. Deptt. ZHCET, AMU.
Silicon – On - Insulator (SOI). SOI is a very attractive technology for large volume integrated circuit production and is particularly good for low –
1. A clean single crystal silicon (Si) wafer which is doped n-type (ColumnV elements of the periodic table). MOS devices are typically fabricated on a,
Chapter 4 Overview of Wafer Fabrication
SEMINAR ON IC FABRICATION MD.ASLAM ADM NO:05-125,ETC/2008.
SILICON DETECTORS PART I Characteristics on semiconductors.
INTEGRATED CIRCUITS Dr. Esam Yosry Lec. #3. Diffusion  Introduction  Diffusion Process  Diffusion Mechanisms  Why Diffusion?  Diffusion Technology.
SURFACES BARRIORS & CLEANING
Spencer/Ghausi, Introduction to Electronic Circuit Design, 1e, ©2003, Pearson Education, Inc. Chapter 3, slide 1 Introduction to Electronic Circuit Design.
Machine Tools And Devices For Special Technologies Ion beam machining Slovak University of Technology Faculty of Material Science and Technology in Trnava.
NMOS FABRICATION 1. Processing is carried out on a thin wafer cut from a single crystal of silicon of high purity into which the required p-impurities.
CORPORATE INSTITUTE OF SCIENCE & TECHNOLOGY, BHOPAL DEPARTMENT OF ELECTRONICS & COMMUNICATIONS NMOS FABRICATION PROCESS - PROF. RAKESH K. JHA.
Electrochemical Bubble Valves Center for Bio-Mems,State University of NewYork at Buffalo.
CMOS FABRICATION.
MEMS 2016 Part 2 (Chapters 29 & 30)
Wafer bonding (Chapter 17) & CMP (Chapter 16)
(Chapters 29 & 30; good to refresh 20 & 21, too)
1 Device Fabrication And Diffusion Overview 5 and 8 February 2016 Silicon Wafer Production-Refer to Chapter “0” Prologue Raw material ― Polysilicon nuggets.
Solar Cell and NMOS Transistor Process EE290G Joey Greenspun.
Wafer bonding (Chapter 17) & CMP (Chapter 16)
Basic Planar Processes
Process integration 1: cleaning, sheet resistance and resistors, thermal budget, front end
CMOS Fabrication CMOS transistors are fabricated on silicon wafer
Simplified process flow for bonding interface characterization
Manufacturing Process I
Temperature Sensors on Flexible Substrates
CMOS Process Flow.
VLSI System Design LEC3.1 CMOS FABRICATION REVIEW
Electronics Manufacturing Processes
Etch-Stop Techniques : (1) Doping Selective Etching (DSE)
Lecture #25 OUTLINE Device isolation methods Electrical contacts to Si
Process flow part 2 Develop a basic-level process flow for creating a simple MEMS device State and explain the principles involved in attaining good mask.
Memscap - A publicly traded MEMS company
Manufacturing Process I
Layer Transfer Using Plasma Processing for SMART-Wafer
LPKF Laser Direct Structuring System
Chapter 1.
(2) Incorporation of IC Technology Example 18: Integration of Air-Gap-Capacitor Pressure Sensor and Digital readout (I) Structure It consists of a top.
SILICON MICROMACHINING
Thermal oxidation Growth Rate
Device Fabrication And Diffusion Overview
IC Fabrication Overview Procedure of Silicon Wafer Production
Manufacturing Process I
Device Fabrication And Diffusion Overview
Basic Planar Process 1. Silicon wafer (substrate) preparation
Presentation transcript:

BONDING The construction of any complicated mechanical device requires not only the machining of individual components but also the assembly of components to form a complete set : in micromachining, bonding techniques are used to assemble individually micromachined parts to form a complete structure. When used in conjunction with micromachining techniques, wafer bonding allows the fabrication of 3-dimensional structures which are thicker than a single wafer. Several processes have been developed for bonding silicon wafers. The two most important processes are fusion bonding and anodic bonding.

Fusion Bonding In its simplest form the wafer fusion bonding process includes mating of a wafer pair, which has surfaces of both wafers hydrated, at room temperature and subsequent annealing. A major concern of bonding processes is non-contacting areas which are generally called voids. Voids are caused by particles, organic residues, surface defects, and inadequate mating. Therefore optimized bonding includes : (i) Wafer surface inspection. (ii) Surface cleaning. (iii) Mechanically controlled, aligned mating in a particle- free environment.

Annealing Treatment Three annealing temperature ranges are of interest : (i) T < 450 °C For post-metallization wafers. (ii) T < 800 °C. For wafers with diffusion dopant layers (e. g., high boron concentration etch-stop). Results in a sufficient bond strength for subsequent processes such as grinding, polishing, or etching. (iii) T > 1000 °C. For wafer bonding before processing. Annealing at temperatures above 1000 °C for several hours should result in almost complete reaction of the interface. A 1000 °C anneal for ~ 2 hrs gives sufficiently high bond strength for all subsequent treatments; it is not possible to separate the two bonded wafers without breaking the silicon.

Fusion of Silicon-Based Materials Bonding of poly-Si, silicon dioxide, or silicon nitride to Si proceeds in a manner similar to silicon-to-silicon bonding. In the case of poly-Si bonding to Si a polishing step for the two surfaces to be bonded is necessary; this polishing step produces two smooth defect-free surfaces. Because of dissimilar mechanical characteristics of the different materials, the yield of void free wafers can be significantly reduced by wafer bow or defects caused by stress during thermal treatment. Bonding of wafers covered with a thin thermal oxide or a thin silicon nitride results in homogeneous bonded wafers, while wafers with thicker oxide or nitride films develop voids during annealing.

Bonding Quality

Silicon-On-Insulator (SOI) Wafer by Fusion Bonding (a) A heavily doped layer is diffused or implanted into the first Si wafer. A thin lightly doped layer is then grown atop the heavily doped layer. (b) A silicon dioxide film is thermally grown on the second wafer. (c) The surfaces of the two wafers are cleaned, contacted and annealed to form a permanent bond. The first wafer is etched until the heavily doped layer is reached and the etch stops. (d) The heavily doped layer is then removed leaving a bulk quality film.

Anodic Bonding Silicon-to-silicon anodic bonding is a bonding technique used to seal silicon together by use of a thin sputter-deposited glass layer. A heat chuck element with an electrode capable of supplying high voltage across the structure to be bonded. The system may automatically control the temperature and power supply during the bonding process.

After wafer cleaning and polishing, one of the wafers is initially given a few microns thick glass film (sputtered). The glass coated wafer is placed atop the support wafer which rests on the aluminum chuck of the bonding equipment. The wafers are sealed together with anodic bonding at temperatures below 400 °C with an electrostatic DC voltage of 50 to 200 V. The negative electrode is connected to the top sputter-coated wafer. Typically the bonding process is terminated within 10 to 20 minutes and is usually performed in air at atmospheric pressure.

Example (8) : Wafer Bonded Pressure Sensor (a) Micromachine a V-groove in the first wafer. (b) Bond to a second wafer. (c) Thin the second wafer (etching or lapping) and fabricate sensor electronics. (d) Thin the first wafer to complete pressure sensor chip. Petersen etal., Proc. IEEE Solid State Sensors and Actuators Workshop (1988), 978-981

Example (9) : Thermally Isolated Infra-Red Detector over Sealed Cavity A cavity is etched in the first Si wafer. A silicon nitride film (for thermal isolation) is deposited on the surface of a second Si wafer. The two wafers are bonded with the nitride in between the two Si bulk materials. The nitride coated wafer is etched back to leave a thin single-crystal Si layer where the radiation sensor is formed. Bang etal. in Appl. Phys. Lett. (1995).

Example (10) : Wafer Bonded Accelerometer The accelerometer is micromachined in one Si wafer. This wafer is then bonded to a second Si wafer where the tab stops were micromachined. The two Si wafers were then bonded to a glass substrate. Barth etal., Proc. IEEE Solid-State Sensors and Actuator Workshop, (1988) pp. 35-38.

Example (11) : Electrostatically-Actuated Micro-valve The device is a pressure balanced micro-valve where several fusion bonded Si layers were combined to form a valve suitable for controlling high-pressure fluid flow. Huff etal., 7th Int. Conf. Solid-State Sensors and Actuators, (1993) pp.98-101.

Possible Configurations Fabricated With DSE and Bonding Techniques

Possible Configurations Fabricated With DSE And Bonding Techniques