Presentation is loading. Please wait.

Presentation is loading. Please wait.

Wafer bonding (Chapter 17) & CMP (Chapter 16)

Similar presentations


Presentation on theme: "Wafer bonding (Chapter 17) & CMP (Chapter 16)"— Presentation transcript:

1 Wafer bonding (Chapter 17) & CMP (Chapter 16)

2

3 Wafer bonding applications
Advanced substrates (SOI) Packaging Capping/Encapsulation Multi layer devices 3D structures Layer transfer Wire bonding Flip chip bonding Not part of this course

4 Wafer bonding techniques
direct bonding: Si/Si, glass/glass, PMMA/PMMA,…   also known as fusion bonding anodic bonding (AB): Si/glass, glass/Si/glass  thermo-compression bonding (TCB): Au-Au eutectic bonding: Si/Au (363oC) glass frit bonding: glass melting   adhesive bonding: “glues” applied, any substrate

5 Basic requirements for bonding
Wafers are flat (no centimeter scale wavyness) Wafer are smooth (atomic/micrometer scale) Materials form chemical bonds across their interface High stresses are avoided No interface bubbles develop

6 Bonding process steps -particle removal
-surface chemistry modification -(optional) vacuum pumping -(optional) wafer alignment -room temperature joining -application of force/heat/voltage -(optional) wafer thinning

7 SOI wafer fabrication: bonding an oxidized wafer to a bare silicon wafer
device Si BOX Handle Si a) surface preparation b) room temperature joining c) annealing for bond improvement d) top wafer thinning BOX= buried oxide

8 Bond strength Tong & Gösele: Semiconductor wafer bonding

9 Silicon bonding At low temperature: weak hydrogen bonds
At high temperature: strong Si-O-Si bonds Tong & Gösele: Semiconductor wafer bonding

10 Why SOI wafers ? CMOS Why not SOI ? Expensive MEMS
-easy isolation of transistors -fewer process steps -elimination of substrate effects  faster transistors -easy etch stop -single crystal material superior -device and handle silicon optimized separately Why not SOI ? Expensive

11 Silicon fusion bonding: cMUT (capacitive micromachined ultrasonic transducer)
SOI wafer Processed bulk wafer Etching away SOI handle and BOX Processing electrodes on the device SOI membrane Yongli Huang, JMEMS 2003, p. 128

12 Glass-to-glass fusion bonding
Same cleaning, particle, surface chemistry problems as in Si-Si fusion bonding Wafer stack is heated close to glass “softening temperature” (e.g. 650 °C for Pyrex 7740) Deformation due to glass flux (Ville Saarela, unpublished) Isotropically wet etched channel in glass with fusion bonded glass channel.

13 Polymer fusion bonding
Wafers are heated above glass transition temperature Tg and pressed together. Tg usually oC Works best for two identical wafers. Also called thermal bonding

14 Anodic bonding: Si-glass
At elevated temperature Na+ ions in glass become mobile Electric field drives Na+ towards cathode Oxygen O- ions in glass migrate towards silicon anode Depletion region High electric field Attraction of wafers

15 Anodic bonding: Si-glass
Double Sided Heating: High Voltage: Bonding Atmosphere: e.g. 350°C e.g. 500V e.g. 1 mbar nitrogen

16 Thermal matching Si-glass
Coefficients of thermal expansion of silicon and glass must be matching, otherwise cracking upon cooling  only certain glasses suitable for anodic bonding: Pyrex, Borofloat

17 Anodic bonding: capacitor
Silicon DRIE etched Al capacitor electrode Al counter electrode on a glass wafer Materials must tolerate ca. 400oC Accurate gap control because no intermediate materials

18 Glass-silicon-glass anodic bonding
Fig. 1.10: Oxyhydrogen burner of a flame ionization detector by Pyrex-glass/silicon/Pyrex-glass bonding, from ref. Zimmermann 2002.

19 Adhesive bonding photoresists (spin coated, photopatterned)
glues (e.g. silk screen printing) Applicable to almost any material If thick photoresist used, not sensitive to particles Temperatures oC (resists are polymers !)

20 Adhesive bonding (2) Because of low temperature, CMOS electronics not affected Spin coating determined thickness (and actuation voltage)

21 Bond alignment None Perfect Misaligned Simple equipment enough
Requires advanced tools Misaligned Some devices more sensitive to misalignment than others.

22 Bond alignment (2) Critical alignment Non-critical alignment

23 Glass frit bonding for MEMS packaging
Glass frit is a particle slurry of low melting point glass and organic binders. It is spread by silk screen printing (thickness e.g. 10 µm). Cured at ca. 400oC (solvent evaporates and glass particles fuse together)

24 Comparing bonding methods

25 CMP: Chemical-Mechanical Polishing
Chemical Mechanical Polishing (CMP) combines chemical action with mechanical abrasion to achieve selective material removal through polishing Microfabrication

26 Applications of polishing
Smoothing Planarization Damascene SiO2 Cu Al

27 Applications of polishing
Smoothing Planarization Damascene SiO2 Cu Al

28 Applications of polishing
Smoothing Planarization Damascene SiO2 Cu Al

29 Results of CMP SiC wafer before and after CMP CMP of SiO2
Microfabrication

30 Rotary CMP tool 60-90s per wafer

31 Polishing in action Polishing pad

32 Grinding vs. polishing 500 µm 10 µm Both use abrasive particles, but:
Grinding removes 10 µm/min in large chunks because large particles Grinding results in very rough surface because very large chunks Grinding leaves mechanical damage due to large chunks being torn off Polishing uses nanoparticles to achieve smooth surfaces Polishing removes 0.1 µm/min because small particles, small forces Mechanism is removal is chemical and mechanical (CMP !)

33 After grinding, need polishing
Planarization Damascene SiO2 Cu Al

34 Erosion and dishing in CMP
Size dependent Pattern density dependent

35 Photonic crystal by CMP

36 Log pile photonic crystal fabrication
Poly-Si Si wafer CVD of oxide CMP of oxide CVD of poly-Si oxide

37 Poly-Si litho & etching
CVD of poly-Si CVD of oxide CMP of oxide

38 Etch all CVD oxide away with HF


Download ppt "Wafer bonding (Chapter 17) & CMP (Chapter 16)"

Similar presentations


Ads by Google