FPGA-based Time to Digital Converter and Data Acquisition system for High Energy Tagger of KLOE-2 experiment L. Iafolla1,4, A. Balla1, M. Beretta1, P.

Slides:



Advertisements
Similar presentations
Paolo Branchini, Salvatore Loffredo
Advertisements

LAV trigger primitives Francesco Gonnella Photon-Veto Working Group CERN – 09/12/2014.
On-Chip Processing for the Wave Union TDC Implemented in FPGA
Sequential Circuits1 DIGITAL LOGIC DESIGN by Dr. Fenghui Yao Tennessee State University Department of Computer Science Nashville, TN.
Fig.2: Carry chain delay line: (a) logic block diagram; (b) Layout obtained using a Xilinx Virtex 5 FPGA; (c) simplified block diagram of the Virtex 5.
1 MTD Readout Electronics J. Schambach University of Texas Hefei, March 2011.
CHL -2 Level 1 Trigger System Fully Pipelined Custom ElectronicsDigitization Drift Chamber Pre-amp The GlueX experiment will utilize fully pipelined front.
The Angra Neutrino Detector Detector, VETO and electronics conceptual design Laudo Barbosa (May 18th, 2006) Centro Brasileiro de Pesquisas Físicas (CBPF)
DSP online algorithms for the ATLAS TileCal Read Out Drivers Cristobal Cuenca Almenar IFIC (University of Valencia-CSIC)
Y. Karadzhov MICE Video Conference Thu April 9 Slide 1 Absolute Time Calibration Method General description of the TOF DAQ setup For the TOF Data Acquisition.
DAQ WS03 Sept 2006Jean-Sébastien GraulichSlide 1 DDAQ Trigger o Reminder: DAQ Trigger vs Particle Trigger o DAQ Trigger o Particle Trigger 1) Possible.
TOF Electronics Qi An Fast Electronics Lab, USTC Sept. 16~17, 2002.
The Transverse detector is made of an array of 256 scintillating fibers coupled to Avalanche PhotoDiodes (APD). The small size of the fibers (5X5mm) results.
The GANDALF Multi-Channel Time-to-Digital Converter (TDC)  GANDALF module  TDC concepts  TDC implementation in the FPGA  measurements.
Beam phase and intensity measurement Grzegorz Kasprowicz Richard Jacobsson.
Status of the Beam Phase and Intensity Monitor for LHCb Richard Jacobsson Zbigniew Guzik Federico Alessio TFC Team: Motivation Aims Overview of the board.
Fig.2: Carry chain delay line: (a) logic block diagram; (b) layout obtained; (c) simplified block diagram of the Virtex 5 slice. Principle of operations.
Introduction to State Machine
NA62 Trigger Algorithm Trigger and DAQ meeting, 8th September 2011 Cristiano Santoni Mauro Piccini (INFN – Sezione di Perugia) NA62 collaboration meeting,
Digital Phase Control System for SSRF LINAC C.X. Yin, D.K. Liu, L.Y. Yu SINAP, China
Peter-Bernd Otte - 8 th March 2010 CB collaboration meeting, Mainz.
Silicon Front End Electronics and Data Acquisition System for PHOBOS experiment at RHIC Pradeep Sarin for PHOBOS Collaboration October Fall 2000.
January 31, MICE DAQ MICE and ISIS Introduction MICE Detector Front End Electronics Software and MICE DAQ Architecture MICE Triggers Status and Schedule.
1 Level 1 Pre Processor and Interface L1PPI Guido Haefeli L1 Review 14. June 2002.
11 October 2002Paul Dauncey - CDR Introduction1 CDR Introduction and Overview Paul Dauncey Imperial College London.
LAV firmware status Francesco Gonnella Mauro Raggi 28 th March 2012 TDAQ Working Group Meeting.
ALICE Offline Week October 4 th 2006 Silvia Arcelli & Chiara Zampolli TOF Online Calibration - Strategy - TOF Detector Algorithm - TOF Preprocessor.
Beam time structures 1 At any particular instance of time there will be only one kind of beam in the MI. It will be either protons or anti-protons. The.
Update on works with SiPMs at Pisa Matteo Morrocchi.
C.Beigbeder, D.Breton, M.El Berni, J.Maalmi, V.Tocut – LAL/In2p3/CNRS L.Leterrier, S. Drouet - LPC/In2p3/CNRS P. Vallerand - GANIL/CNRS/CEA SuperB -Collaboration.
Tracker Neutron Detector: INFN plans CLAS12 Central Detector Meeting - Saclay 2-3 December 2009 Patrizia Rossi for the INFN groups: Genova, Laboratori.
A.PasseriHigh granularity Pb-SciFi calorimeter1 Construction and tests of a fine granularity lead-scintillating fibers calorimeter P.Branchini, F.Ceradini,
Experimental considerations about  physics at DA  NE2 F. Anulli, D. Babusci, G. Pancheri Laboratori Nazionali di Frascati  Physics window at DA  NE2.
 13 Readout Electronics A First Look 28-Jan-2004.
K + → p + nn The NA62 liquid krypton electromagnetic calorimeter Level 0 trigger V. Bonaiuto (a), A. Fucci (b), G. Paoluzzi (b), A. Salamon (b), G. Salina.
MADEIRA Valencia report V. Stankova, C. Lacasta, V. Linhart Ljubljana meeting February 2009.
Digital Acquisition: State of the Art and future prospects
Work on Muon System TDR - in progress Word -> Latex ?
End OF Column Circuits – Design Review
"North American" Electronics
DAQ ACQUISITION FOR THE dE/dX DETECTOR
Paolo Branchini INFN RomaTre on behalf of the KLOE2 collaboration
The timing upgrade project of the TOTEM Roman Pot detectors
High Energy Physics experiments.
vXS fPGA-based Time to Digital Converter (vfTDC)
Jinfan Chang Experimental Physics Center , IHEP Feb 18 , 2011
ETD meeting First estimation of the number of links
An FPGA Implementation of a Brushless DC Motor Speed Controller
L0TP studies Clock and distribution Scheme Busy handling
Christophe Beigbeder PID meeting
DCH FEE 28 chs DCH prototype FEE &
L. Ratti, M. Manghisoni Università degli Studi di Pavia INFN Pavia
Electronics, Trigger and DAQ for SuperB
Diagnostics of FRIBs beam transport line
FF-LYNX (*): Fast and Flexible Electrical Links for Data Acquisition and Distribution of timing, trigger and control signals in future High Energy Physics.
PADME L0 Trigger Processor
Appendix B The Basics of Logic Design
The Monitoring System of the ARGO-YBJ Data Acquisition
Data Acquisition System for Gamma-Gamma Physics at KLOE
FPGA implementation of a multi-channels, 1 ns time resolution, multi-hit TDC Lorenzo Iafolla Lorenzo Iafolla SuperB Workshop.
Hellenic Open University
A First Look J. Pilcher 12-Mar-2004
Hellenic Open University
SVT detector electronics
BESIII EMC electronics
Online Data Processing and Hit Time Reconstruction for Silicon Detector Readout C. Irmler, M. Friedl, M. Pernicka The KEKB factory (Tsukuba, Japan) will.
Electronics for Physicists
Data Acquisition System for Gamma-Gamma Physics at KLOE2
SVT detector electronics
The LHCb Front-end Electronics System Status and Future Development
Presentation transcript:

FPGA-based Time to Digital Converter and Data Acquisition system for High Energy Tagger of KLOE-2 experiment L. Iafolla1,4, A. Balla1, M. Beretta1, P. Ciambrone1, M. Gatta1, F. Gonnella1 , M. Mascolo23, R. Messi23, D. Moricciani2, D. Riondino1 1INFN, Laboratori Nazionali di Frascati 2INFN, sez. “Tor Vergata”, 3Università degli Studi di Roma “Tor Vergata” – dipartimento di Fisica 4Università degli Studi di Roma “Tor Vergata” – dipartimento di Ingegneria Elettronica Abstract— In order to reconstruct γγ physics events tagged with High Energy Tagger (HET) in the KLOE-2 (K LOng Experiment 2), we need to measure the Time Of Flight (TOF) of the electrons and positrons from the KLOE-2 Interaction Point (IP) to our tagging stations (11 m apart). The required resolution must be better than the bunch spacing (2.7 ns). We have developed and implemented on a Xilinx Virtex-5 FPGA a Time to Digital Converter (TDC) with 625 ps resolution along with an embedded data acquisition system and the interface to the online FARM of KLOE-2. We will describe briefly the architecture of the TDC and of the Data AcQuisition (DAQ) system. Some more details will be provided about the zero-suppression algorithm used to reduce the data throughput. DAΦNE beam Scintillators photomultipliers Introduction For the KLOE upgrade (KLOE-2) we built a new couple of subdetectors: the HETs detectors, two position detectors for electrons and positrons dedicated to the study of the γγ physics. The detectors are made of 29 plastic scintillators coupled to 29 photomultipliers; the signals from the photomultipliers are then discriminated and shaped by the frontend electronics. In order to reconstruct the events with KLOE-2 we need a system able to: measure the arrival time of the discriminated signals respect to a reference signal (Fiducial); process the data; interface with KLOE-2 trigger and acquisition systems. All these requirements led us to develop an FPGA based TDC. The technique we chose is the 4xOvesampling, which needs few resources and allows us to implement on the same device also the data acquisition system. The data acquisition system is based on the peculiar necessities of interfacing it to KLOE-2 and is completely custom. A zero suppression algorithm was developed and implemented on the FPGA, too, in order to reduce the data throughput. The zero-suppression algorithm TDC architecture – 4xOversampling technique In order to have an enough big range and a good resolution we used the linear interpolation technique that is well described in literature. The interpolators performing the high resolution measures are based on the 4xOversampling technique. Such technique consists basically on sampling the input signal by means of 4 flip-flops synchronized with 4 clock signals out of phase of 90° one by the others (Fig. 1). The TDC performs measurements continuously, producing a big amount of data but only a small fraction contains valid information. In order to select and store only relevant data, the KLOE trigger signals T1 and T2 are exploited and a zero suppression algorithm is implemented to discard all the non-valid data. The first buffer stage is a Stack memory that assures to read out only the most recent data; this is done by writing just before the first bunch a peculiar word, Fiducial Tag, to recognize the newest cycles. In Fig. 4 a simplified scheme of the whole acquisition system is represented. The data are stored, moved and selected through the buffer stages (Stack Buffer, RAM buffer, Data FIFO) by three Finite State Machines (Data Selector, Channel to Master Interface, FSM Master). As shown in scheme, the content of the main buffer (Data FIFO) can be accessed via a A32/D64 VME64x interface. A decision logic produces a 2-bits measure of the time between the positive edge of the clock signal and the input signal. The resolution T0 (the smallest time interval that can be resolved in a single measure) of the 4xOversampling interpolator is Tclk/4. We decided to use a 400 MHz clock frequency which corresponds to a 625 ps resolution and is enough for our purpose. Fig. 1 The input stage for the 4xOversampling technique. Fig. 3. The Stack buffer and an example of its content. The 4xOversampling technique to distinguish the bunches of DAΦNE KLOE-2 is a general purpose particle physics experiment which works at Double Annular Φ Factory for Nice Experiments (DAΦNE) accelerator. In order to reconstruct the physics events we need to associate each detected particle to the right bunch crossing. The beam of DAΦNE has the structure of 120 bunches of which only the first 100 contains particles; the minimum time between two bunches is 2.7 ns. The association can be done by measuring the time between a signal provided by the machine (Fiducial) that identifies the first bunch, and the instant on which the particle has been detected. Fig. 4. Simplified scheme of the TDC and of the readout system of the HET. Some logic elements are replicated for each channel of the TDC. KLOE-2 DAQ system provides the triggers and some other control signals. The performances of the zero-suppression algorithm can be evaluated through the relation between the event size and the number of TDC measures per T2 (first plot of Fig. 5). The average amount of data per event can be evaluated taking in account the distribution of the number of measures per T2 (second plot of Fig. 5): it is less 40 byte/T2 and is negligible in comparison with the total amount of data from the other detectors of KLOE-2 that is about 2 kByte. Fig. 2. Histograms of the time measures performed with the TDC fed by the HET detector installed on DAΦNE. Fig. 2 shows the bunches structure of the beam deduced by consecutive TDC measures of the background particles. This plot can be used to associate the TDC output with the bunch crossing number. 12th Pisa Meeting on Advanced Detectors – May 2012 E-mail address: lorenzo.iafolla@lnf.infn.it Fig. 5. The first plot is the event size vs. number of hits for event. The second plot is the distribution of the number of hits per event: it was obtained when the peak luminosity of DAΦNE was 81031 cm2s 1.