Table 1: The specification of the PSICM and the ePSICM Prototypes

Slides:



Advertisements
Similar presentations
StreamBlade SOE TM Initial StreamBlade TM Stream Offload Engine (SOE) Single Board Computer SOE-4-PCI Rev 1.2.
Advertisements

V. Filimonov, T. Hemperek, F. Hügging, H. Krüger, N. Wermes
Real-time Performance Improvement of “EPICS on F3RP61” Yokogawa Electric Corporation.
CSCI 4550/8556 Computer Networks Comer, Chapter 10: LAN Wiring, Physical Topology, and Interface Hardware.
Configurable System-on-Chip: Xilinx EDK
Technion Digital Lab Project Xilinx ML310 board based on VirtexII-PRO programmable device Students: Tsimerman Igor Firdman Leonid Firdman Leonid.
David Nelson STAVE Test Electronics July 1, ATLAS STAVE Test Electronics Preliminary V3 Presented by David Nelson.
Using FPGAs with Embedded Processors for Complete Hardware and Software Systems Jonah Weber May 2, 2006.
PCI/104 Explanation and Uses in Test Program Set Development.
Out-of-Order OpenRISC 2 semesters project Semester A: Implementation of OpenRISC on XUPV5 board Final A Presentation By: Vova Menis-Lurie Sonia Gershkovich.
RSC Williams MAPLD 2005/BOF-S1 A Linux-based Software Environment for the Reconfigurable Scalable Computing Project John A. Williams 1
9th October 2008AIDA FEE progress report P.J.Coleman-Smith 1 AIDA Frontend Electronics progress report. Mezzanine to FEE64 connection. Mezzanine Layout.
© Copyright Xilinx 2004 All Rights Reserved 9 November, 2004 XUP Virtex-II Pro Development System.
Out-of-Order OpenRISC 2 semesters project Semester A: Implementation of OpenRISC on XUPV5 board Midterm Presentation By: Vova Menis-Lurie Sonia Gershkovich.
Organization of a computer: The motherboard and its components.
DLS Digital Controller Tony Dobbing Head of Power Supplies Group.
Uni-Heidelberg, KIP, V.Angelov 1 International Workshop TRDs – Present & Future September, Romania Wafer Tester, Optical Link, GTU V. Angelov Kirchhoff.
Tuesday September Cambridge1 GDCC “next replacement of the LDA” Franck GASTALDI.
RiceNIC: A Reconfigurable and Programmable Gigabit Network Interface Card Jeff Shafer, Dr. Scott Rixner Rice Computer Architecture:
GBT Interface Card for a Linux Computer Carson Teale 1.
Real-time Performance Improvement of “EPICS on F3RP61” Yokogawa Electric Corporation.
Research on Reconfigurable Computing Using Impulse C Carmen Li Shen Mentor: Dr. Russell Duren February 1, 2008.
Ethernet Based Embedded IOC for FEL Control Systems J. Yan, D. Sexton, Al Grippo, W. Moore, and K. Jordan ICALEPCS 2007 October 19, 2007 Knoxville Convention.
1 Lecture 7 LAN Wiring, Physical Topology, and Interface Hardware Computer Networks CS 4316.
3/5/2002e-business and Information Systems1 Computer Networking Computer System Computer Hardware Computer Software Computer Networking.
R&D for First Level Farm Hardware Processors Joachim Gläß Computer Engineering, University of Mannheim Contents –Overview of Processing Architecture –Requirements.
March 2008EPICS Meeting in Shanghai1 KEKB Control System Status Mar Tatsuro NAKAMURA KEKB Control Group, KEK.
1 CS/COE0447 Computer Organization & Assembly Language CHAPTER 1.
Mr. Daniel Perkins Battelle Memorial Institute Mr. Rob Riley Air Force Research Laboratory Gateware Munitions Interface Processor (GMIP)
ATLAS HSIO DEVELOPMENT BOARD TESTING An Overview and Test Summary of High Speed Input/Output Boards Lawrence Carlson August 10, 2010.
EPICS 2011 Spring Collaboration Meeting, Hsinchu, June 13-17, 2011 EPICS IOC Embedded on PLC for TPS Pulse Magnet Power Supply Control Chun-Yi Wu TPS Control.
Serial Data Link on Advanced TCA Back Plane M. Nomachi and S. Ajimura Osaka University, Japan CAMAC – FASTBUS – VME / Compact PCI What ’ s next?
Latest ideas in DAQ development for LHC B. Gorini - CERN 1.
March 9, 2005 HBD CDR Review 1 HBD Electronics Preamp/cable driver on the detector. –Specification –Schematics –Test result Rest of the electronics chain.
Guirao - Frascati 2002Read-out of high-speed S-LINK data via a buffered PCI card 1 Read-out of High Speed S-LINK Data Via a Buffered PCI Card A. Guirao.
COMPUTER NETWORKS CS610 Lecture-11 Hammad Khalid Khan.
KM3NeT Offshore Readout System On Chip A highly integrated system using FPGA COTS S. Anvar, H. Le Provost, F. Louis, B.Vallage – CEA Saclay IRFU – Amsterdam/NIKHEF,
The Slow Control System of the HADES RPC Wall Alejandro Gil on behalf of the HADES RPC group IFIC (Centro Mixto UV-CSIC) Valencia, 46071, Spain IEEE-RT2009.
Firmware and Software for the PPM DU S. Anvar, H. Le Provost, Y.Moudden, F. Louis, E.Zonca – CEA Saclay IRFU – Amsterdam/NIKHEF, 2011 March 30.
Eric Hazen1 Ethernet Readout With: E. Kearns, J. Raaf, S.X. Wu, others... Eric Hazen Boston University.
MADEIRA Valencia report V. Stankova, C. Lacasta, V. Linhart Ljubljana meeting February 2009.
T. Gorski, et al., U. Wisconsin, April 28, 2010 SHLC RCT MicroTCA Development - 1 SLHC Cal Trigger Upgrade SLHC Regional Calorimeter Trigger MicroTCA Development.
Maj Jeffrey Falkinburg Room 2E46E
M. Bellato INFN Padova and U. Marconi INFN Bologna
The Jülich Digital Readout System for PANDA Developments
AMC13 T1 Rev 2 Preliminary Design Review E. Hazen Boston University
E. Hazen - Back-End Report
AMC13 Status Report AMC13 Update.
CoBo - Different Boundaries & Different Options of
Development of Embedded EPICS on F3RP61-2L
Mr C Johnston ICT Teacher
Read-out of High Speed S-LINK Data Via a Buffered PCI Card
Network Interface Cards ELET – 5320
What’s in the Box?.
Figure 1 PC Emulation System Display Memory [Embedded SOC Software]
ASP/H – CRM Interface John DeHart Applied Research Laboratory Computer Science and Engineering Department
Chapter Overview Understanding Expansion Buses
Fill-pattern Control System for KEKB
CSCI1600: Embedded and Real Time Software
CSCI1600: Embedded and Real Time Software
Overview 1. Inside a PC 2. The Motherboard 3. RAM the 'brains' 4. ROM
Command and Data Handling
ADSP 21065L.
What is “Control System” or “Framework”?
CSC Muon Sorter Status Tests Plans M.Matveev August 21, 2003.
Cluster Computers.
Programmable logic and FPGA
Raspberry Pi Hardware By: Mike Kwiatkowski.
Red Pitaya with EPICS Andraz Pozar EPICS Collaboration Meeting
Presentation transcript:

Table 1: The specification of the PSICM and the ePSICM Prototypes Prototype of the Ethernet-based Power Supply Interface Controller Module for KEKB Tatsuro Nakamura, Atsuyoshi Akiyama, Kazuro Furukawa, KEK, Tsukuba, Ibaraki, Japan Overview Most of the magnet power supplies of the KEKB rings and beam transport lines are connected to the local control computers through ARCNET. For this purpose we have developed the Power Supply Interface Controller Module (PSICM), which is designed to be plugged into the power supply. It has a 16-bit microprocessor, ARCNET interface, trigger pulse input interface, and parallel interface to the power supply. According to the upgrade plan of the KEKB accelerators, more power supplies are expected to be installed. Although the PSICMs have worked without serious problem for 11 years, it seems too hard to keep maintenance for the next decade because some of the parts have been discontinued. Thus we decided to develop the next generation of the PSICM. Its major change is the use of the Ethernet instead of the ARCNET. On the other hand the specifications of the interface to the power supply are not changed at all. The new PSICM is named ePSICM (Ethernet-based Power Supply Interface Controller Module). The design of the ePSICM and the development of the prototype modules are in progress. (1) Introduction ----- PSICM KEKB is an asymmetric electron-positron collider at 8 × 3.5 GeV/c for B-meson physics. It started in operation in Dec.1998. KEKB accelerator control system is EPICS-based. More than 100 VME/VxWorks computers as IOC Several workstations of 4 kinds of platform About 2500 magnet power supplies are installed in the KEKB storage rings and the injection beam transport lines and controlled by 11 IOCs. To connect such many power supplies to the IOCs, we adopted ARCNET as the field bus and developed the PSICM (Power Supply Interface Controller Module) . 3U Euro-card format (100mm×160mm) with a DIN 64-pin connector It can be plugged into the power supply. parallel interface to the power supply ARCNET interface with HYC2485 media driver Up to 20 PSICMs can be connected in a daisy-chain manner using shielded twisted-pair cable. (2) New Generation of the PSICM For the Super-KEKB, more power supplies are expected to be installed. We need more PSICMs. The PSICMs have worked well for 11 years. But some of the parts have been discontinued. It seems hard to reproduce the PSICM now. Thus we start developing the next new generation of the PSICM. It uses Ethernet as the field bus. It is named ePSICM (Ethernet-based PSICM) We think the Ethernet is the most probably surviving technology in the next decade. (3) Requirements of the Compatibility Compatibility between ePSICM and the original PSICM are required. The interface to the power supply must be fully compatible. The ePSICM must be able to be plugged into any existing power supplies. The higher level protocol of the communication with the IOC should be compatible. This requirement minimizes the modification cost of the control software. (4) Prototypes of the ePSICM Table 1: The specification of the PSICM and the ePSICM Prototypes Original PSICM ePSICM Prototype-1 (Using SUZAKU) ePSICM Prototype-2 (Using Armadillo) Board computer SUZAKU-V SZ410-U00 Armadillo-500 A5027-U00Z Microprocessor (CPU core) AM186 (PowerPC405) i.MX31 (ARM11) Clock frequency 20MHz 350MHz 400MHz Data memory 256kB SRAM 32MB DDR2 SDRAM × 2 128MB DDR SDRAM Program memory 256kB EPROM 8MB SPI FLASH 32MB NOR FLASH Buffer memory 256k × 16bits SRAM Network interface 2.5Mbps ARCNET Backplane mode Ethernet 10BASE-T/100BASE-TX Programmable logic device FPGA: Xilinx Virtex-4 FX XC4VFX12-SF363 CPLD: Xilinx CoolRunner-II xc2c256 PSICM ePSICM Prototype-1 Prototype using SUZAKU-V SUZAKU: the small board computer with FPGA. SUZAKU-V has: Virtex-4 FX FPGA with hardcore PowerPC. Ethernet interface with RJ-45 connector. SUZAKU-V supports Linux Kernel 2.6. Few additional chips are required to build the complete module. ePSICM Prototype-2 Prototype using Armadillo-500 Armadillo: the small simple board computer. Armadillo-500 has ARM11 CPU core. Armadillo-500 supports Linux Kernel 2.6. Some additional chips, CPLD, SRAM and the Ethernet interface are also mounted on the board. Armadillo is cheaper than SUZAKU. PSICM in the Power Supply Configuration of the Magnet Power Supply Control System (5) ePSICM as the General Purpose Embedded I/O Controller with EPICS For the test purpose, we have installed EPICS in the both prototypes and have successfully run EPICS IOC core program. The ePSICM has the potential to be the general purpose embedded I/O controller.