F. Palla INFN Pisa INFIERI (Intelligent, Fast, Interconnected and Efficient devices for frontier exploitation in Research and Industry) Fabrizio Palla.

Slides:

Advertisements

Similar presentations

BTeV Trigger Architecture Vertex 2002, Nov. 4-8 Michael Wang, Fermilab (for the BTeV collaboration)

Advertisements

Phase 2 pixel electronics 21 May 2015 – CERN, Geneva First look at data compression Konstantin Androsov – INFN Pisa & University of Siena Massimo Minuti.

WP2: Detector development Summary G. Pugliese INFN - Politecnico of Bari.

Vth INFIERI workshop April 2015 – CERN, Geneva First look at data compression Konstantin Androsov – INFN Pisa & University of Siena Massimo Minuti – INFN.

*Supported by the EU FP7-PEOPLE-2012-ITN project nr , INFIERI, "Intelligent Fast Interconnected and Efficient Devices for Frontier Exploitation in.

FTK poster F. Crescioli Alberto Annovi

Feasibility of Optical Wireless transmission systems for CTA R. Corsini, A. Wajahat, E. Ciaramella Scuola Superiore Sant’Anna, TeCP, Pisa, Italy R. Paoletti.

FF-LYNX R. Castaldi, G. Magazzù, P. G. Verdini INFN – Sezione di Pisa G. Bianchi, L. Fanucci, S. Saponara, C. Tongiani Dipartimento di Ingegneria della.

An integrated system for the on-line monitoring

Pennazio F 1, Battistoni G 2, Bisogni MG 3, Cappucci F 2, Cerello P 1, Del Guerra A 3, Fiorina E 4,1, Giraudo G 1, Kraan A 3, Mairani A 5, Morrocchi M.

WP2: Detector development Summary G. Pugliese INFN - Politecnico of Bari.

FF-LYNX (*): Fast and Flexible protocols and interfaces for data transmission and distribution of clock, trigger and control signals (*) project funded.

Fullbeam DAQ board on PET system Eleftheria Kostara (INFN of Pisa, University of Siena ) Supervisors: F. Palla, M.G. Bisogni (University of Pisa) Technical.

Design and development of micro-strip stacked module prototypes for tracking at S-LHC Motivations Tracking detectors at future hadron colliders will operate.

Beam Tests of 3D Vertically Interconnected Prototypes Matthew Jones (Purdue University) Grzegorz Deptuch, Scott Holm, Ryan Rivera, Lorenzo Uplegger (FNAL)

A Silicon vertex tracker prototype for CBM Material for the FP6 Design application.

PHASE-1B ACTIVITIES L. Demaria – INFN Torino. Introduction  The inner layer of the Phase 1 Pixel detector is exposed to very high level of irradiation.

Guido Haefeli CHIPP Workshop on Detector R&D Geneva, June 2008 R&D at LPHE/EPFL: SiPM and DAQ electronics.

Overview of the PicoSEC Project Etiennette Auffray, Network Coordinator CERN PH-CMX.

The DAMPE STK G. Ambrosi INFN Perugia. The DAMPE Detector Mass: 1480 Kg Power: 600 W Data: 16 Gbyte/day Liftime: 5 years 2.

July 7, 2008SLAC Annual Program ReviewPage 1 Silicon Tracking / Silicon Readout R&D Richard Partridge SLAC / Brown.

RD51 GEM Telescope: results from June 2010 test beam and work in progress Matteo Alfonsi on behalf of CERN GDD group and Siena/PISA INFN group.

Tracking at the Fermilab Test Beam Facility Matthew Jones, Lorenzo Uplegger April 29 th Infieri Workshop.

Many LAV stations in digital trigger Francesco Gonnella Photon-Veto Working Group CERN – 03/02/2015.

Update on works with SiPMs at Pisa Matteo Morrocchi.

Mu3e Data Acquisition Ideas Dirk Wiedner July /5/20121Dirk Wiedner Mu3e meeting Zurich.

The Monitoring Problem Firmware for the Lost Synchronization Detection Project Type: MC-IAPP Industry Academia Partnerships and Pathways Project Name:

Verification Environment for a Simple Pixel Chip Model Pixel Phase 2 Electronics Meeting during TK Week – E. Conti *, P. Placidi *, S. Marconi.

Summary of Deliverables & Reached Milestones History and explanation of steps Milestones this year Deliverables: who is going to write what Outreach :

Summary of IAPP scientific activities into 4 years P. Giannetti INFN of Pisa.

Costo ~ 600 kE ATLAS: Frascati, Milano, Pavia, Pisa CMS: Firenze, Padova, Perugia, Pisa, Trieste Applicazioni: FTK Phase II, L1 Track Trigger, outside.

GUIDO VOLPI – UNIVERSITY DI PISA FTK-IAPP Mid-Term Review 07/10/ Brussels.

A Time-Multiplexed Track-Trigger for the CMS HL-LHC upgrade

FF-LYNX: 2010 & H Luca Fanucci Pisa, 14 Giugno 2011.

Digital Acquisition: State of the Art and future prospects

DAQ ACQUISITION FOR THE dE/dX DETECTOR

The Associative Memory Chip

FF-LYNX Overview FF-LYNX Interfaces FF-LYNX Protocol

The Totem trigger architecture The LONEG firmware archtecture

More technical description:

Pulsar 2b AMchip05-based Pattern Recognition Mezzanine

4DMPET M. G. Bisogni Preventivi INFN GV /06/2011.

Possible contribution of Pisa on pixel electronics R&D

Summary of Deliverables & reached Milestones

First Level Trigger using Associative Memories for CMS at Super-LHC

Design of the 64-channel ASIC: status

HEP Track Finding with the Micron Automata Processor and Comparison with an FPGA-based Solution Michael Wang, Gustavo Canelo, Christopher Green, Ted Liu,

2018/6/15 The Fast Tracker Real Time Processor and Its Impact on the Muon Isolation, Tau & b-Jet Online Selections at ATLAS Francesco Crescioli1 1University.

Update on CSC Endcap Muon Port Card

CMS muon detectors and muon system performance

FF-LYNX (*): Fast and Flexible Electrical Links for Data Acquisition and Distribution of timing, trigger and control signals in future High Energy Physics.

Frontier Detectors for Frontier Physics presented by Paolo Musico

eXtremely Fast Tracker; An Overview

Valerio Re (INFN-Pavia) on behalf of the RD53 collaboratios

W. Ali, R. Corsini, E. Ciaramella SSSA Pisa Italy

The digital read-out for the CSC system of the TOTEM experiment at LHC

Example of DAQ Trigger issues for the SoLID experiment

The electronics system of the TOTEM T1 telescope

The digital read-out for the CSC system of the experiment TOTEM at LHC

Overview on calorimetry R&D for FACTOR (Messina/Trieste/Udine approach) (V. Bonvicini et al.) A. Penzo (June 4, 2008)

The digital read-out for the CSC system of the TOTEM experiment at LHC

ARAMIS Is it an interesting event?

HL-LHC upgrade at IPHC news

KICK OFF meeting - project presentation

The CMS Tracking Readout and Front End Driver Testing

Basic starting point New tracker layers on the timescale of the first 5 years of running are a sensible first step Contained in the volume from pixel layer.

SVT detector electronics

The LHCb Front-end Electronics System Status and Future Development

Perugia SuperB Workshop June 16-19, 2009

LIU BWS Firmware status

Presentation transcript:

F. Palla INFN Pisa INFIERI (Intelligent, Fast, Interconnected and Efficient devices for frontier exploitation in Research and Industry) Fabrizio Palla INFN – Sezione di Pisa 1

F. Palla INFN Pisa INFIERI at a glance ■ EU funded within FP7 ◆ FP7-People-2012-ITN ● Started Feb ● End Jan ◆ 2 Early Stage Researchers (ESR) ● E. Kostara and S. Poulios (hired Jan. 2014) ◆ 1 Experienced Researcher (ER) ● G. Fedi (hired Sept. 2014) ● Total INFIERI budget ~4 M Euro INFN ~500KEuro (of which ~30% on research, 10% overheads) 2

F. Palla INFN Pisa 3 Thales exited To be replaced soon

F. Palla INFN Pisa The fellows 4 Stamatis Poulios Eleftheria Kostara Giacomo Fedi

F. Palla INFN Pisa INFN for INFIERI ■ Three research groups ◆ High Energy Physics – CMS experiment ● WP1, WP4 & WP6: Level 1 Track Trigger for the HL-LHC ➨ Outer Tracker: G. Fedi (ER1), L. Martini, G. Magazzù, F. Palla ➨ Inner pixels: K. Androsov, G. Bagliesi, M. A. Ciocci, M. T. Grippo, M. Minuti, F. Palla ● WP3, WP6: optical wireless communications for Silicon detectors readout – in conjunction with WP1 for Track Trigger applications ➨ R. Dell’Orso, A. Messineo, F. Palla, P. G. Verdini ◆ Medical Physics (WP1, WP4, WP6) – Positron Emission Tomography ● WP1, WP4 & WP6: Fast data readout and pattern reconstruction ➨ E. Kostara (ESR7), M. G. Bisogni, A. Del Guerra, M. Morrocchi, G. Sportelli ◆ Astro-particle Physics (WP1, WP6) – Cherenkov Telescope Array ● WP1, WP6: Data acquisition and Trigger ➨ S. Poulios (ESR6), R. Paoletti ■ WP coordination ◆ WP8 (Outreach): F. Ligabue, M. A. Ciocci – nel passato F. Palla (WP1) e R. Paoletti (WP6) ◆ Young Researchers Panel: M. T. Grippo 5

F. Palla INFN Pisa PET prototype - INSIDE 2 planar panels 2x4 pixelated LFS scintillator matrices 4 matrices of 8x8 MPPC from Hamamatsu 4x64-channel ASICs FE-Modules TX-Boards RX-Boards Motherboard 6 E. Kostara, G. Sportelli, G. Bisogni

F. Palla INFN Pisa Coincidence sorter architecture 1 bit4 bits40 bits Valid dataFE number Timestamp Merged data Timestamp comparator 5 additional bits to the timestamp Restart the process Data packet with earliest timestamp storage 7

F. Palla INFN Pisa few hundred stubs/tower Send data to Pattern Recognition Mezzanine in each ATCA blade Data distributed to Pulsar boards in time multiplexed mode in round robin Perform pattern recognition using several AM chips (120k Patterns/AM chip) Track fit with FPGA inside the Mezzanine (~1 ns/fit) Send data to Pattern Recognition Mezzanine in each ATCA blade Data distributed to Pulsar boards in time multiplexed mode in round robin Perform pattern recognition using several AM chips (120k Patterns/AM chip) Track fit with FPGA inside the Mezzanine (~1 ns/fit) L1 Track Trigger in CMS G. Fedi et al

F. Palla INFN Pisa Risultati 2015 ■ Testati ~100 chips AM05 a Pisa (G. Fedi) ◆ in collaborazione con FTK ■ Test e caratterizzazione della mezzanina di test prodotta a Perugia (G. Fedi, G. Magazzu) ■ Sviluppo Firmware di test (G. Magazzu) ■ Sviluppo Track fit e Data Organizer ◆ C++ (L. Martini) + Perugia ◆ FW (G. Gentsos – IAPP / FTK) ■ Studio configurazione banche (L. Martini) 9 Test Gbps (verso i chip) Gbps (verso Pulsar) Nessun errore in 8 ore: BER<10 -14

F. Palla INFN Pisa 3 rd generation pixel architecture ■ 95% digital (FEI4 like) ■ Charge digitization ■ 160k pixel channels per chip ■ Pixel regions with buffering ■ Data compression in End Of Column 10 S. Poulios + CERN

F. Palla INFN Pisa  Pixel chip divided in pixel cores containing pixel regions (2x2 px) Current work Studying the “pixel chip” architecture (described in SystemVerilog)  Goal: porting the “data compression” module to the simulation framework Investigating preliminary compression within the chip  Address encoding(e.g. relative address to previous hit data) 11 Wired on top of PR

F. Palla INFN Pisa 12 Optical wireless transmission in HEP R. Dell’Orso, A. Messineo, F. Palla, P. G. Verdini + S. Anna

F. Palla INFN Pisa Secondments ■ Stamatis is seconded at CERN until end of July ◆ Works under the supervision of J. Christiansen on pixel data compression ■ Eleftheria and Stamatis will both go to CAEN for 4 months secondments in 2015 ◆ To work on Power supply and on SiPM, respectively ■ Giacomo will be seconded to FNAL for 2 weeks in July/August and in September/October (TBD) ◆ To learn the ATCA technology 13

F. Palla INFN Pisa 6 th INFIERI workshop ■ INFIERI workshop in Pisa ◆ October ◆ ~50 people ◆ Public seminar on Oct. 27 th in SNS ◆ Visit to Virgo on Oct. 28 th

F. Palla INFN Pisa 15 NomiFTE (%) K. Androsov5 G. Bisogni5 M. A. Ciocci10 R. Dell’Orso5 G. Fedi100 M. T. Grippo5 E. Kostara100 F. Ligabue10 A. Messineo5 F. Palla10 R. Paoletti5 S. Poulios100 P. G. Verdini5