1 Classification of instructions 4-address instructions 3-address instructions 2-address instructions 1-address instructions 0-address instructions.

Slides:



Advertisements
Similar presentations
Chapter 2: Data Manipulation
Advertisements

CH10 Instruction Sets: Characteristics and Functions
Register In computer architecture, a processor register is a small amount of storage available on the CPU whose contents can be accessed more quickly than.
by Wannarat Computer System Design Lecture 2 Instruction Set Architecture.
There are two types of addressing schemes:
Microprocessor Dr. Rabie A. Ramadan Al-Azhar University Lecture 4.
2.3) Example of program execution 1. instruction  B25 8 Op-code B means to change the value of the program counter if the contents of the indicated register.
Microprocessor.  The CPU of Microcomputer is called microprocessor.  It is a CPU on a single chip (microchip).  It is called brain or heart of the.
Computer Systems. Computer System Components Computer Networks.
Memory - Registers Instruction Sets
Computer Organization and Architecture Tutorial 2 Kenneth Lee.
Chapters 5 - The LC-3 LC-3 Computer Architecture Memory Map
Basic Computer Organization, CPU L1 Prof. Sin-Min Lee Department of Computer Science.
ARM programmer’s model and assembler Embedded Systems Programming.
1 Sec (2.3) Program Execution. 2 In the CPU we have CU and ALU, in CU there are two special purpose registers: 1. Instruction Register 2. Program Counter.
ECE 265 – LECTURE 4 The M68HC11 Address Modes 8/14/ ECE265.
Processor Organization and Architecture Module III.
Lecture 18 Last Lecture Today’s Topic Instruction formats
Basic Operational Concepts of a Computer
8.3 Stack Organization Stack: A storage device that stores information in such a manner that the item stored last is the first item retrieved. Also called.
Memory and Addressing How and Where Information is Stored.
4-1 Chapter 4 - The Instruction Set Architecture Principles of Computer Architecture by M. Murdocca and V. Heuring © 1999 M. Murdocca and V. Heuring Principles.
Computer Architecture and Organization
Represents different voltage levels High: 5 Volts Low: 0 Volts At this raw level a digital computer is instructed to carry out instructions.
Parul Polytechnic Institute Subject Code : Name Of Subject : Microprocessor and assembly language programming Name of Unit : Instruction cycle.
Chapter 11 Instruction Sets: Addressing Modes and Formats Gabriel Baron Sydney Chow.
Chapter 10 Instruction Sets: Characteristics and Functions Felipe Navarro Luis Gomez Collin Brown.
Dale & Lewis Chapter 5 Computing components
COMPUTER ORGANIZATION AND ASSEMBLY LANGUAGE Lecture 21 & 22 Processor Organization Register Organization Course Instructor: Engr. Aisha Danish.
What is a program? A sequence of steps
Real Numbers SignExponentMantissa.
Operand Addressing And Instruction Representation Tutorial 3.
Copyright 2006 by Timothy J. McGuire, Ph.D. 1 MIPS Programming Model CS 333 Sam Houston State University Dr. Tim McGuire.
EE345 Chapter 2 Lecture 3 April 4. Quiz every Wednesday 1 quiz = 1% extra credit five quizzes before midterm  5% for midterm. five quizzes before final.
8085 Microprocessor Architecture
Displacement (Indexed) Stack
CPU Organisation & Operation
A Closer Look at Instruction Set Architectures
A Closer Look at Instruction Set Architectures
ECE 3430 – Intro to Microcomputer Systems
Microcomputer Programming
Von Neumann model - Memory
Computer Organization and Assembly Language (COAL)
Instruction Formats Each instruction consists of two parts:
Chapter 4.
Processor Organization and Architecture
Data Representation – Instructions
The fetch-execute cycle
The Processor and Machine Language
THE sic mACHINE CSCI/CMPE 3334 David Egle.
Computer Architecture
Computer Programming Machine and Assembly.
Computer Organization and ASSEMBLY LANGUAGE
CS149D Elements of Computer Science
8086 Registers Module M14.2 Sections 9.2, 10.1.
Architecture CH006.
Processor Organization and Architecture
8085 MICROPROCESSOR 8085 CPU Registers and Status Flags S Z AC P C A B
Introduction to Micro Controllers & Embedded System Design
Von Neumann model - Memory
Computer Architecture
Classification of instructions
Computer Concept and Practice
CPU Structure CPU must:
CPU Structure and Function
William Stallings Computer Organization and Architecture 8 th Edition Chapter 11 Instruction Sets: Addressing Modes and Formats.
Instruction execution and ALU
Computer Operation 6/22/2019.
Sec (2.3) Program Execution.
Presentation transcript:

1 Classification of instructions 4-address instructions 3-address instructions 2-address instructions 1-address instructions 0-address instructions

2 Classification of instructions (continued…) The 4-address instruction specifies the two source operands, the destination operand and the address of the next instruction op codesource 2destinationnext addresssource 1

3 Classification of instructions (continued…) A 3-address instruction specifies addresses for both operands as well as the result op codesource 2destinationsource 1

4 Classification of instructions (continued…) A 2-address instruction overwrites one operand with the result One field serves two purposes op codedestination source 1 source 2

5 Classification of instructions (continued…) A 1-address instruction has a dedicated CPU register, called the accumulator, to hold one operand & the result –No address is needed to specify the accumulator op codesource 2

6 Classification of instructions (continued…) A 0-address instruction uses a stack to hold both operands and the result. Operations are performed between the value on the top of the stack TOS) and the second value on the stack (SOS) and the result is stored on the TOS op code

7 Comparison of instruction formats As an example assume: that a single byte is used for the op code the size of the memory address space is 16 Mbytes a single addressable memory unit is a byte Size of operands is 24 bits Data bus size is 8 bits

8 Comparison of instruction formats (continued…) We will use the following two parameters to compare the five instruction formats mentioned before Code size  Has an effect on the storage requirements Number of memory accesses  Has an effect on execution time

9 4-address instruction Code size = = 13 bytes No of bytes accessed from memory 13 bytes for instruction fetch + 6 bytes for source operand fetch + 3 bytes for storing destination operand Total = 22 bytes op codesource 2destinationnext addresssource 11 byte3 bytes

10 3-address instruction Code size = = 10 bytes No of bytes accessed from memory 10 bytes for instruction fetch + 6 bytes for source operand fetch + 3 bytes for storing destination operand Total = 19 bytes 1 byte3 bytes op codesource 2destinationsource 1

11 2-address instruction Code size = = 7 bytes No of bytes accessed from memory 7 bytes for instruction fetch + 6 bytes for source operand fetch + 3 bytes for storing destination operand Total = 16 bytes op codedestination source 1 source 21 byte3 bytes

12 1-address instruction Code size = 1+3= 4 bytes No of bytes accessed from memory 4 bytes for instruction fetch + 3 bytes for source operand fetch + 0 bytes for storing destination operand Total = 7 bytes 1 byte3 bytesop codesource 2

13 0-address instruction Code size = 1= 1 bytes # of bytes accessed from memory 1 bytes for instruction fetch + 6 bytes for source operand fetch + 3 bytes for storing destination operand Total = 10 bytes 1 byte op code

14 Summary

15 Example 2.1 text expression evaluation a = (b+c)*d - e