Copyright 2012, AgrawalLecture 12: Alternate Test1 VLSI Testing Lecture 12: Alternate Test Dr. Vishwani D. Agrawal James J. Danaher Professor of Electrical.

Slides:

Advertisements

Similar presentations

A Fast Estimation of SRAM Failure Rate Using Probability Collectives Fang Gong Electrical Engineering Department, UCLA Collaborators:

Advertisements

10/4-6/05ELEC / Lecture 111 ELEC / (Fall 2005) Special Topics in Electrical Engineering Low-Power Design of Electronic Circuits.

Copyright 2001, Agrawal & BushnellLecture 2 Yield & Quality1 VLSI Testing Lecture 2: Yield & Quality n Yield and manufacturing cost n Clustered defect.

Specification Test Minimization for Given Defect Level Suraj Sindia Intel Corporation, Hillsboro, OR 97124, USA Vishwani D. Agrawal.

Approaches to Data Acquisition The LCA depends upon data acquisition Qualitative vs. Quantitative –While some quantitative analysis is appropriate, inappropriate.

Fall 06, Sep 19, 21 ELEC / Lecture 6 1 ELEC / (Fall 2005) Special Topics in Electrical Engineering Low-Power Design of Electronic.

Understanding the Accuracy of Assembly Variation Analysis Methods ADCATS 2000 Robert Cvetko June 2000.

Copyright 2001, Agrawal & BushnellDay-1 AM Lecture 11 Design for Testability Theory and Practice January 15 – 17, 2005 Vishwani D. Agrawal James J. Danaher.

11/01/05ELEC / Lecture 171 ELEC / (Fall 2005) Special Topics in Electrical Engineering Low-Power Design of Electronic Circuits.

Fall 2006, Oct. 31, Nov. 2 ELEC / Lecture 10 1 ELEC / (Fall 2006) Low-Power Design of Electronic Circuits Power Analysis:

9/01/05ELEC / Lecture 41 ELEC / (Fall 2005) Special Topics in Electrical Engineering Low-Power Design of Electronic Circuits.

Copyright 2001, Agrawal & BushnellVLSI Test: Lecture 11 Lecture 1 Introduction n VLSI realization process n Verification and test n Ideal and real tests.

8/19/04ELEC / ELEC / Advanced Topics in Electrical Engineering Designing VLSI for Low-Power and Self-Test Fall 2004 Vishwani.

Spring 07, Jan 16 ELEC 7770: Advanced VLSI Design (Agrawal) 1 ELEC 7770 Advanced VLSI Design Spring 2007 Introduction Vishwani D. Agrawal James J. Danaher.

Spring 07, Feb 8 ELEC 7770: Advanced VLSI Design (Agrawal) 1 ELEC 7770 Advanced VLSI Design Spring 2007 Logic Equivalence Vishwani D. Agrawal James J.

9/13/05ELEC / Lecture 61 ELEC / (Fall 2005) Special Topics in Electrical Engineering Low-Power Design of Electronic Circuits.

Spring 07, Jan 23 ELEC 7770: Advanced VLSI Design (Agrawal) 1 ELEC 7770 Advanced VLSI Design Spring 2007 Moore’s Law Vishwani D. Agrawal James J. Danaher.

8/18/05ELEC / Lecture 11 ELEC / (Fall 2005) Special Topics in Electrical Engineering Low-Power Design of Electronic Circuits.

9/21/04ELEC / Class Projects 1 ELEC / /Fall 2004 Advanced Topics in Electrical Engineering Designing VLSI for Low-Power and.

March 25, 20011de Sousa-Agrawal/ITSW01 An Experimental Study of Tester Yield and Defect Coverage Jose T. de Sousa INESC/IST, Technical University of Lisbon.

10/11/05ELEC / Lecture 121 ELEC / (Fall 2005) Special Topics in Electrical Engineering Low-Power Design of Electronic Circuits.

Jan. 2007VLSI Design '071 Statistical Leakage and Timing Optimization for Submicron Process Variation Yuanlin Lu and Vishwani D. Agrawal ECE Dept. Auburn.

Fall 06, Sep 14 ELEC / Lecture 5 1 ELEC / (Fall 2006) Low-Power Design of Electronic Circuits (Formerly ELEC / )

Copyright 2001, Agrawal & BushnellDay-1 AM-1 Lecture 11 Testing Analog & Digital Products Dr. Vishwani D. Agrawal James J. Danaher Professor of Electrical.

Spring 10, Jan 13ELEC 7770: Advanced VLSI Design (Agrawal)1 ELEC 7770 Advanced VLSI Design Spring 2010 VLSI Yield and Moore’s Law Vishwani D. Agrawal James.

EE 587 SoC Design & Test Partha Pande School of EECS Washington State University

Copyright 2001, Agrawal & BushnellLecture 1 Introduction1 VLSI Testing Lecture 1: Introduction Dr. Vishwani D. Agrawal James J. Danaher Professor of Electrical.

Copyright 2001, Agrawal & BushnellLecture 1 Introduction1 VLSI Testing Dr. Vishwani D. Agrawal James J. Danaher Professor of Electrical and Computer Engineering.

Chapter 14 Monte Carlo Simulation Introduction Find several parameters Parameter follow the specific probability distribution Generate parameter.

Copyright Agrawal, 2009ELEC / Spr 09, Lecture 61 ELEC 5270/6270 Spring 2009 Low-Power Design of Electronic Circuits Power Analysis and Process.

Computer Science, Software Engineering & Robotics Workshop, FGCU, April 27-28, 2012 Fault Prediction with Particle Filters by David Hatfield mentors: Dr.

ECE 7502 Project Final Presentation

VTS 2012: Zhao-Agrawal1 Net Diagnosis using Stuck-at and Transition Fault Models Lixing Zhao* Vishwani D. Agrawal Department of Electrical and Computer.

Copyright 2001, Agrawal & BushnellVLSI Test: Lecture 41 Lecture 4 Yield Analysis & Product Quality n Yield and manufacturing cost n Clustered defect yield.

1 CSCE 932, Spring 2007 Yield Analysis and Product Quality.

QuickYield: An Efficient Global-Search Based Parametric Yield Estimation with Performance Constraints Fang Gong 1, Hao Yu 2, Yiyu Shi 1, Daesoo Kim 1,

Copyright 2005, Agrawal & BushnellLecture 11: Analog Test1 VLSI Testing Lecture 11: Analog Test Dr. Vishwani D. Agrawal James J. Danaher Professor of Electrical.

Spring 2014, Apr 7...ELEC 7770: Advanced VLSI Design1 ELEC 7770: Advanced VLSI Design Spring 2014 Model-Based and Alternate Tests Vishwani D. Agrawal James.

DPPM for Analog and RF Circuits Vishwani D. Agrawal Auburn University, Auburn, AL 36849, USA Suraj Sindia Intel Corporation, Hillsboro,

Copyright 2001, Agrawal & BushnellLecture 6:Fault Simulation1 VLSI Testing Lecture 6: Fault Simulation Dr. Vishwani D. Agrawal James J. Danaher Professor.

Fault Models, Fault Simulation and Test Generation Vishwani D. Agrawal Department of ECE, Auburn University Auburn, AL 36849, USA

Prof. D. Zhou UT Dallas Analog Circuits Design Automation 1.

L Berkley Davis Copyright 2009 MER301: Engineering Reliability Lecture 8 1 MER301: Engineering Reliability LECTURE 8: Chapter 4: Statistical Inference,

ELEC 7770 Advanced VLSI Design Spring 2016 Introduction

VLSI Testing Lecture 5: Logic Simulation

ELEC 7770: Advanced VLSI Design Spring Analog and RF Test Strategies

VLSI Testing Lecture 14: Built-In Self-Test

ELEC 5270/6270 Spring 2013 Low-Power Design of Electronic Circuits Pseudo-nMOS, Dynamic CMOS and Domino CMOS Logic Vishwani D. Agrawal James J. Danaher.

ELEC 7770 Advanced VLSI Design Spring 2014 Introduction

VLSI Testing Lecture 6: Fault Simulation

VLSI Testing Lecture 7: Combinational ATPG

VLSI Testing Lecture 15: System Diagnosis

ELEC Digital Logic Circuits Fall 2014 Logic Testing (Chapter 12)

VLSI Testing Lecture 12: Alternate Test

VLSI Testing Lecture 2: Yield & Quality

Analytical Delay and Variation Modeling for Subthreshold Circuits

VLSI Testing Lecture 10: Memory Test

ELEC 5270/6270 Spring 2015 Low-Power Design of Electronic Circuits Pseudo-nMOS, Dynamic CMOS and Domino CMOS Logic Vishwani D. Agrawal James J. Danaher.

ELEC 7770 Advanced VLSI Design Spring 2012 Introduction

Vishwani D. Agrawal James J. Danaher Professor

ELEC 7770 Advanced VLSI Design Spring 2010 Introduction

Sampling Distribution

Sampling Distribution

Testing for Faults, Looking for Defects

VLSI Testing Lecture 8: Sequential ATPG

VLSI Testing Lecture 7: Combinational ATPG

ELEC 7770 Advanced VLSI Design Spring 2014 VLSI Yield and Moore’s Law

VLSI Testing Lecture 4: Testability Analysis

VLSI Testing Lecture 3: Fault Modeling

ELEC 5270/6270 Spring 2009 Low-Power Design of Electronic Circuits Pseudo-nMOS, Dynamic CMOS and Domino CMOS Logic Vishwani D. Agrawal James J. Danaher.

Presentation transcript:

Copyright 2012, AgrawalLecture 12: Alternate Test1 VLSI Testing Lecture 12: Alternate Test Dr. Vishwani D. Agrawal James J. Danaher Professor of Electrical and Computer Engineering Auburn University, Alabama 36849, USA IIT Delhi, July 30, 2012, 4:00-5:00PM

Copyright 2012, AgrawalLecture 12: Alternate Test2 Contents  Setting thresholds in model-based test  Alternate test  Summary  References

Setting Thresholds in Model-Based Test  In model-based test, component values are determined.  Preset “thresholds” for component variation classify the device under test as good or faulty.  How do we determine the “thresholds”?  For example,  Circuit is good if R1’ ≤ R1 ≤ R1’’ Copyright 2012, AgrawalLecture 12: Alternate Test3

An Operational Amplifier Copyright 2012, AgrawalLecture 12: Alternate Test4 Gain = V2/V1 = R2/R1 V1 V2 R1 R2 +_+_

Pessimism in Model- Based Test Copyright 2012, AgrawalLecture 12: Alternate Test5 0 R1 R2 Only good devices accepted Yield loss Slope = G 0

Reducing Yield Loss Copyright 2012, AgrawalLecture 12: Alternate Test6 0R1 R2 Faulty devices accepted Reduced yield loss 0 Slope = G

Yield Loss and Defect Level  Yield loss: Amount of yield reduction because some good devices fail non-functional tests.  Defect level (DL): Fraction of faulty devices among those that pass non-functional tests.  Example: 1,0000 devices are fabricated. 7,000 are good. True yield, y = 0.7. Test passes 6,900 good and 150 bad devices. Then,  Yield loss = (7,000 – 6,900)/10,000 = 0.01 or 1%  DL = 150/(6, ) = or 2.128% or 21,280 DPM (defective parts per million) Copyright 2012, AgrawalLecture 12: Alternate Test7

Yield Loss and Defect Level Copyright 2012, AgrawalLecture 12: Alternate Test8 All fabricated devices Good devices Yield loss Defect level Devices passing test

Component Variation (Statistical) Copyright 2012, AgrawalLecture 12: Alternate Test9 Component (R or C) value Mean Component (R or C) value Mean UniformGaussian

Monte Carlo Simulation  Consider operational amplifier example.  R1 and R2 are random variables with given (uniform or Gaussian) probability density functions with  Mean = nominal value  Standard deviation based on manufacturing data  Generate large number of samples for R1 and R2  Simulate each sample using spice  Determine gain for each sample  For each set of tolerance limits, determine yield loss and defect level. Copyright 2012, AgrawalLecture 12: Alternate Test10

Monte Carlo Simulation Data Copyright 2012, AgrawalLecture 12: Alternate Test11 R1 0 R2 0 Slope = G

Setting Test Limits Copyright 2012, AgrawalLecture 12: Alternate Test12 0R1 R2 Minimize yield loss Minimize defect level 0 Slope = G

Alternate Test  Besides components (e.g., R1 and R2 for operational amplifier) easily measurable parameters used for testing.  An example is the supply current IDD of the operational amplifier.  A simple test is to measure IDD(0) for 0V input.  Monte Carlo simulation is then used to set the limits on IDD(0).  Large number of sample circuits with component variations are simulated to determine thresholds for IDD(0).  Additional measurements can improve test. Copyright 2012, AgrawalLecture 12: Alternate Test13

Alternate Test: Setting Thresholds Copyright 2012, AgrawalLecture 12: Alternate Test14 0 IDD(0) Gain Minimize yield loss Minimize defect level 0 Within spec. gain FailPassFail

References  P. N. Variyam, S. Cherubal and A. Chatterjee, “Prediction of Analog Performance Parameters Using Fast Transient Testing,” IEEE Trans. Computer-Aided Design, vol. 21, no. 3, pp , March  H.-G. Stratigopoulos and Y. Makris, “Error Moderation in Low-Cost Machine-Learning- Based Analog/RF Testing,” IEEE Trans. Computer-Aided Design, vol. 27, no. 2, pp , February Copyright 2012, AgrawalLecture 12: Alternate Test15