Presentation is loading. Please wait.

Presentation is loading. Please wait.

DPPM for Analog and RF Circuits Vishwani D. Agrawal Auburn University, Auburn, AL 36849, USA Suraj Sindia Intel Corporation, Hillsboro,

Published byOsborn Higgins Modified over 8 years ago

Similar presentations

Presentation on theme: "DPPM for Analog and RF Circuits Vishwani D. Agrawal Auburn University, Auburn, AL 36849, USA Suraj Sindia Intel Corporation, Hillsboro,"— Presentation transcript:

1 DPPM for Analog and RF Circuits Vishwani D. Agrawal Auburn University, Auburn, AL 36849, USA vagrawal@eng.auburn.edu Suraj Sindia Intel Corporation, Hillsboro, OR 97124, USA szs0063@auburn.edu 32nd IEEE VLSI Test Symposium Napa, California April 14, 2014

2 Problem Statement Given: – A set of complete specification-based tests for an analog or RF circuit, and – An acceptable defect level (DL), Find the smallest set of tests that should be used. 3/13/2014LATW 2014: Spec. Test Minimization2

3 A Bipartite Graph 3/13/2014LATW 2014: Spec. Test Minimization3 T2T2 T3T3 T1T1 T4T4 S1S1 S2S2 S3S3 S4S4 p 11 p 22 p 33 p 44 p 34 p 42 p 12 p 21 p 13 Tests Specifications

4 Operational Amplifier: TI LM741 3/13/2014LATW 2014: Spec. Test Minimization4

5 Test Minimization 3/13/2014LATW 2014: Spec. Test Minimization5 DL PPM ILP solution Tests selected Test size reduction x1x1 x2x2 x3x3 x4x4 x5x5 x6x6 x7x7 0111111170% 11110111614% 1001110111614% 1,0000110111529% 10,0000100111443%

6 Conclusion Specification tests are given. Monte Carlo spice simulation determines probability, p ij, of ith test checking for jth specification. An integer linear program (ILP) determines the defect level for any number of tests. References: – S. Sindia and V. D. Agrawal, “Specification Test Minimization for Given Defect Level,” Proc. 15th IEEE Latin-American Test Workshop, Fortaleza, Brazil, March 13, 2014. – A detailed paper submitted to ITC 2014. 3/13/2014LATW 2014: Spec. Test Minimization6

Download ppt "DPPM for Analog and RF Circuits Vishwani D. Agrawal Auburn University, Auburn, AL 36849, USA Suraj Sindia Intel Corporation, Hillsboro,"

Similar presentations

Analog and RF Circuit Testing

Analog and RF Circuit Testing
Weighted Random and Transition Density Patterns for Scan-BIST Farhana Rashid* Vishwani D. Agrawal Auburn University ECE Department, Auburn, Alabama 36849.

Weighted Random and Transition Density Patterns for Scan-BIST Farhana Rashid* Vishwani D. Agrawal Auburn University ECE Department, Auburn, Alabama
An Algorithm for Diagnostic Fault Simulation Yu Zhang Vishwani D. Agrawal Auburn University, Auburn, Alabama 36849 USA 13/29/2010IEEE LATW 10.

An Algorithm for Diagnostic Fault Simulation Yu Zhang Vishwani D. Agrawal Auburn University, Auburn, Alabama USA 13/29/2010IEEE LATW 10.
10/28/2009VLSI Design & Test Seminar1 Diagnostic Tests and Full- Response Fault Dictionary Vishwani D. Agrawal ECE Dept., Auburn University Auburn, AL.

10/28/2009VLSI Design & Test Seminar1 Diagnostic Tests and Full- Response Fault Dictionary Vishwani D. Agrawal ECE Dept., Auburn University Auburn, AL.
Minimum Energy CMOS Design with Dual Subthrehold Supply and Multiple Logic-Level Gates Kyungseok Kim and Vishwani D. Agrawal ECE Dept. Auburn University.

Minimum Energy CMOS Design with Dual Subthrehold Supply and Multiple Logic-Level Gates Kyungseok Kim and Vishwani D. Agrawal ECE Dept. Auburn University.
Leakage and Dynamic Glitch Power Minimization Using MIP for V th Assignment and Path Balancing Yuanlin Lu and Vishwani D. Agrawal Auburn University ECE.

Leakage and Dynamic Glitch Power Minimization Using MIP for V th Assignment and Path Balancing Yuanlin Lu and Vishwani D. Agrawal Auburn University ECE.
Specification Test Minimization for Given Defect Level Suraj Sindia Intel Corporation, Hillsboro, OR 97124, USA Vishwani D. Agrawal.

Specification Test Minimization for Given Defect Level Suraj Sindia Intel Corporation, Hillsboro, OR 97124, USA Vishwani D. Agrawal.
Designing Variation-Tolerance in Mixed-Signal Components of a System-on-Chip Wei Jiang and Vishwani D. Agrawal Electrical and Computer Engineering Auburn.

Designing Variation-Tolerance in Mixed-Signal Components of a System-on-Chip Wei Jiang and Vishwani D. Agrawal Electrical and Computer Engineering Auburn.
Praveen Venkataramani Suraj Sindia Vishwani D. Agrawal FINDING BEST VOLTAGE AND FREQUENCY TO SHORTEN POWER CONSTRAINED TEST TIME 4/29/201331 ST IEEE VLSI.

Praveen Venkataramani Suraj Sindia Vishwani D. Agrawal FINDING BEST VOLTAGE AND FREQUENCY TO SHORTEN POWER CONSTRAINED TEST TIME 4/29/ ST IEEE VLSI.
Compaction of Diagnostic Test Set for a Full-Response Dictionary Mohammed Ashfaq Shukoor Vishwani D. Agrawal 18th IEEE North Atlantic Test Workshop, 2009.

Compaction of Diagnostic Test Set for a Full-Response Dictionary Mohammed Ashfaq Shukoor Vishwani D. Agrawal 18th IEEE North Atlantic Test Workshop, 2009.
Yuanlin Lu Intel Corporation, Folsom, CA 95630 Vishwani D. Agrawal

Yuanlin Lu Intel Corporation, Folsom, CA Vishwani D. Agrawal
Dynamic Scan Clock Control In BIST Circuits Priyadharshini Shanmugasundaram Vishwani D. Agrawal

Dynamic Scan Clock Control In BIST Circuits Priyadharshini Shanmugasundaram Vishwani D. Agrawal
Dual Voltage Design for Minimum Energy Using Gate Slack Kyungseok Kim and Vishwani D. Agrawal ECE Dept. Auburn University Auburn, AL 36849, USA IEEE ICIT-SSST.

Dual Voltage Design for Minimum Energy Using Gate Slack Kyungseok Kim and Vishwani D. Agrawal ECE Dept. Auburn University Auburn, AL 36849, USA IEEE ICIT-SSST.
Yu Zhang Vishwani D. Agrawal Auburn University, Auburn, Alabama 36849 5/13/2010 NATW 10 1 A Diagnostic Test Generation System.

Yu Zhang Vishwani D. Agrawal Auburn University, Auburn, Alabama /13/2010 NATW 10 1 A Diagnostic Test Generation System.
A Diagnostic Test Generation System Yu Zhang Vishwani D. Agrawal Auburn University, Auburn, Alabama 36849 USA Nov. 3rdITC 20101.

A Diagnostic Test Generation System Yu Zhang Vishwani D. Agrawal Auburn University, Auburn, Alabama USA Nov. 3rdITC
May 17, 2007North Atlantic Test Workshop (NATW) 2007, May 16-18, Boxborough, Massachusetts 1 Nitin Yogi and Vishwani D. Agrawal Auburn University Department.

May 17, 2007North Atlantic Test Workshop (NATW) 2007, May 16-18, Boxborough, Massachusetts 1 Nitin Yogi and Vishwani D. Agrawal Auburn University Department.
Bounds on Defect Level and Fault Coverage in Linear Analog Circuit Testing Suraj Sindia (I.I.Sc, Bangalore) Virendra Singh (I.I.Sc, Bangalore) Vishwani.

Bounds on Defect Level and Fault Coverage in Linear Analog Circuit Testing Suraj Sindia (I.I.Sc, Bangalore) Virendra Singh (I.I.Sc, Bangalore) Vishwani.
Externally Tested Scan Circuit with Built-In Activity Monitor and Adaptive Test Clock Priyadharshini Shanmugasundaram Vishwani D. Agrawal.

Externally Tested Scan Circuit with Built-In Activity Monitor and Adaptive Test Clock Priyadharshini Shanmugasundaram Vishwani D. Agrawal.
Nov 29th 2006MS Thesis Defense1 Minimizing N-Detect Tests for Combinational Circuits Master’s Defense Kalyana R. Kantipudi Thesis Advisor: Dr. Vishwani.

Nov 29th 2006MS Thesis Defense1 Minimizing N-Detect Tests for Combinational Circuits Master’s Defense Kalyana R. Kantipudi Thesis Advisor: Dr. Vishwani.
May 14, 2009 1ISVLSI 09 Algorithms for Estimating Number of Glitches and Dynamic Power in CMOS Circuits with Delay Variations Jins Davis Alexander Vishwani.

May 14, ISVLSI 09 Algorithms for Estimating Number of Glitches and Dynamic Power in CMOS Circuits with Delay Variations Jins Davis Alexander Vishwani.

Similar presentations

Ads by Google