Presentation is loading. Please wait.

Presentation is loading. Please wait.

VLSI Testing Lecture 12: Alternate Test

Published byMarion Arnold Modified over 5 years ago

Similar presentations

Presentation on theme: "VLSI Testing Lecture 12: Alternate Test"— Presentation transcript:

1 VLSI Testing Lecture 12: Alternate Test
Dr. Vishwani D. Agrawal James J. Danaher Professor of Electrical and Computer Engineering Auburn University, Alabama 36849, USA IIT Delhi, Aug 24, 2013, 11:00AM-12:00PM Copyright 2012, Agrawal Lecture 12: Alternate Test

2 Lecture 12: Alternate Test
Contents Setting thresholds in model-based test Alternate test Summary References Copyright 2012, Agrawal Lecture 12: Alternate Test

3 Setting Thresholds in Model-Based Test
In model-based test, component values are tested. Preset “thresholds” for component variation classify the device under test as good or faulty. How do we determine the “thresholds”? For example, Circuit is good if R1’ ≤ R1 ≤ R1’’ Copyright 2012, Agrawal Lecture 12: Alternate Test

4 An Operational Amplifier
+ _ Gain = V2/V1 = R2/R1 V1 V2 Copyright 2012, Agrawal Lecture 12: Alternate Test

5 Pessimism in Model-Based Test
Slope = G Yield loss R2 Only good devices accepted R1 Copyright 2012, Agrawal Lecture 12: Alternate Test

6 Lecture 12: Alternate Test
Reducing Yield Loss Slope = G Reduced yield loss R2 Faulty devices accepted R1 Copyright 2012, Agrawal Lecture 12: Alternate Test

7 Yield Loss and Defect Level
Yield loss: Amount of yield reduction because some good devices fail non-functional tests. Defect level (DL): Fraction of faulty devices among those that pass non-functional tests. Example: 1,0000 devices are fabricated. 7,000 are good. True yield, y = 0.7. Test passes 6,900 good and 150 bad devices. Then, Yield loss = (7,000 – 6,900)/10,000 = 0.01 or 1% DL = 150/(6, ) = or 2.128% or 21,280 DPM (defective parts per million) Copyright 2012, Agrawal Lecture 12: Alternate Test

8 Yield Loss and Defect Level
All fabricated devices Devices passing test Good devices Defect level Yield loss Copyright 2012, Agrawal Lecture 12: Alternate Test

9 Component Variation (Statistical)
Uniform Gaussian Mean Mean Component (R or C) value Component (R or C) value Copyright 2012, Agrawal Lecture 12: Alternate Test

10 Monte Carlo Simulation
Consider operational amplifier example: R1 and R2 are random variables with given (uniform or Gaussian) probability density functions with Mean = nominal value Standard deviation based on manufacturing data Generate large number of samples for R1 and R2 Simulate each sample using spice Determine gain for each sample For each set of tolerance limits on R1 and R2, determine yield loss and defect level. Copyright 2012, Agrawal Lecture 12: Alternate Test

11 Monte Carlo Simulation Data
Slope = G R2 R1 Copyright 2012, Agrawal Lecture 12: Alternate Test

12 Lecture 12: Alternate Test
Setting Test Limits Minimize yield loss Slope = G R2 Minimize defect level R1 Copyright 2012, Agrawal Lecture 12: Alternate Test

13 Lecture 12: Alternate Test
Besides components (e.g., R1 and R2 for operational amplifier) easily measurable parameters used for testing. An example is the supply current IDD of the operational amplifier. A simple test is to measure IDD(0) for 0V input. Monte Carlo simulation is then used to set the limits on IDD(0). Large number of sample circuits with component variations are simulated to determine thresholds for IDD(0). Additional measurements can improve test. Copyright 2012, Agrawal Lecture 12: Alternate Test

14 Alternate Test: Setting Thresholds
Minimize yield loss Within spec. gain Gain Minimize defect level Fail Pass Fail IDD(0) Copyright 2012, Agrawal Lecture 12: Alternate Test

15 Lecture 12: Alternate Test
References P. N. Variyam, S. Cherubal and A. Chatterjee, “Prediction of Analog Performance Parameters Using Fast Transient Testing,” IEEE Trans. Computer-Aided Design, vol. 21, no. 3, pp , March 2002. H.-G. Stratigopoulos and Y. Makris, “Error Moderation in Low-Cost Machine-Learning-Based Analog/RF Testing,” IEEE Trans. Computer-Aided Design, vol. 27, no. 2, pp , February 2008. Copyright 2012, Agrawal Lecture 12: Alternate Test

Download ppt "VLSI Testing Lecture 12: Alternate Test"

Similar presentations

A Fast Estimation of SRAM Failure Rate Using Probability Collectives Fang Gong Electrical Engineering Department, UCLA Collaborators:

A Fast Estimation of SRAM Failure Rate Using Probability Collectives Fang Gong Electrical Engineering Department, UCLA Collaborators:
10/4-6/05ELEC 5970-001/6970-001 Lecture 111 ELEC 5970-001/6970-001(Fall 2005) Special Topics in Electrical Engineering Low-Power Design of Electronic Circuits.

10/4-6/05ELEC / Lecture 111 ELEC / (Fall 2005) Special Topics in Electrical Engineering Low-Power Design of Electronic Circuits.
Copyright 2001, Agrawal & BushnellLecture 2 Yield & Quality1 VLSI Testing Lecture 2: Yield & Quality n Yield and manufacturing cost n Clustered defect.

Copyright 2001, Agrawal & BushnellLecture 2 Yield & Quality1 VLSI Testing Lecture 2: Yield & Quality n Yield and manufacturing cost n Clustered defect.
Specification Test Minimization for Given Defect Level Suraj Sindia Intel Corporation, Hillsboro, OR 97124, USA Vishwani D. Agrawal.

Specification Test Minimization for Given Defect Level Suraj Sindia Intel Corporation, Hillsboro, OR 97124, USA Vishwani D. Agrawal.
Fall 06, Sep 19, 21 ELEC5270-001/6270-001 Lecture 6 1 ELEC 5970-001/6970-001(Fall 2005) Special Topics in Electrical Engineering Low-Power Design of Electronic.

Fall 06, Sep 19, 21 ELEC / Lecture 6 1 ELEC / (Fall 2005) Special Topics in Electrical Engineering Low-Power Design of Electronic.
Understanding the Accuracy of Assembly Variation Analysis Methods ADCATS 2000 Robert Cvetko June 2000.

Understanding the Accuracy of Assembly Variation Analysis Methods ADCATS 2000 Robert Cvetko June 2000.
Copyright 2001, Agrawal & BushnellDay-1 AM Lecture 11 Design for Testability Theory and Practice January 15 – 17, 2005 Vishwani D. Agrawal James J. Danaher.

Copyright 2001, Agrawal & BushnellDay-1 AM Lecture 11 Design for Testability Theory and Practice January 15 – 17, 2005 Vishwani D. Agrawal James J. Danaher.
11/01/05ELEC 5970-001/6970-001 Lecture 171 ELEC 5970-001/6970-001(Fall 2005) Special Topics in Electrical Engineering Low-Power Design of Electronic Circuits.

11/01/05ELEC / Lecture 171 ELEC / (Fall 2005) Special Topics in Electrical Engineering Low-Power Design of Electronic Circuits.
Fall 2006, Oct. 31, Nov. 2 ELEC 5270-001/6270-001 Lecture 10 1 ELEC 5270-001/6270-001(Fall 2006) Low-Power Design of Electronic Circuits Power Analysis:

Fall 2006, Oct. 31, Nov. 2 ELEC / Lecture 10 1 ELEC / (Fall 2006) Low-Power Design of Electronic Circuits Power Analysis:
9/01/05ELEC5970-001/6970-001 Lecture 41 ELEC 5970-001/6970-001(Fall 2005) Special Topics in Electrical Engineering Low-Power Design of Electronic Circuits.

9/01/05ELEC / Lecture 41 ELEC / (Fall 2005) Special Topics in Electrical Engineering Low-Power Design of Electronic Circuits.
8/19/04ELEC 5970-003/6970-0031 ELEC 5970-003/6970-003 Advanced Topics in Electrical Engineering Designing VLSI for Low-Power and Self-Test Fall 2004 Vishwani.

8/19/04ELEC / ELEC / Advanced Topics in Electrical Engineering Designing VLSI for Low-Power and Self-Test Fall 2004 Vishwani.
Spring 07, Feb 8 ELEC 7770: Advanced VLSI Design (Agrawal) 1 ELEC 7770 Advanced VLSI Design Spring 2007 Logic Equivalence Vishwani D. Agrawal James J.

Spring 07, Feb 8 ELEC 7770: Advanced VLSI Design (Agrawal) 1 ELEC 7770 Advanced VLSI Design Spring 2007 Logic Equivalence Vishwani D. Agrawal James J.
9/13/05ELEC5970-001/6970-001 Lecture 61 ELEC 5970-001/6970-001(Fall 2005) Special Topics in Electrical Engineering Low-Power Design of Electronic Circuits.

9/13/05ELEC / Lecture 61 ELEC / (Fall 2005) Special Topics in Electrical Engineering Low-Power Design of Electronic Circuits.
Spring 07, Jan 23 ELEC 7770: Advanced VLSI Design (Agrawal) 1 ELEC 7770 Advanced VLSI Design Spring 2007 Moore’s Law Vishwani D. Agrawal James J. Danaher.

Spring 07, Jan 23 ELEC 7770: Advanced VLSI Design (Agrawal) 1 ELEC 7770 Advanced VLSI Design Spring 2007 Moore’s Law Vishwani D. Agrawal James J. Danaher.
8/18/05ELEC 5970-001/6970-001 Lecture 11 ELEC 5970-001/6970-001 (Fall 2005) Special Topics in Electrical Engineering Low-Power Design of Electronic Circuits.

8/18/05ELEC / Lecture 11 ELEC / (Fall 2005) Special Topics in Electrical Engineering Low-Power Design of Electronic Circuits.
Spring 08, Mar 27 ELEC 7770: Advanced VLSI Design (Agrawal) 1 ELEC 7770 Advanced VLSI Design Spring 2008 Fault Simulation Vishwani D. Agrawal James J.

Spring 08, Mar 27 ELEC 7770: Advanced VLSI Design (Agrawal) 1 ELEC 7770 Advanced VLSI Design Spring 2008 Fault Simulation Vishwani D. Agrawal James J.
March 25, 20011de Sousa-Agrawal/ITSW01 An Experimental Study of Tester Yield and Defect Coverage Jose T. de Sousa INESC/IST, Technical University of Lisbon.

March 25, 20011de Sousa-Agrawal/ITSW01 An Experimental Study of Tester Yield and Defect Coverage Jose T. de Sousa INESC/IST, Technical University of Lisbon.
10/11/05ELEC 5970-001/6970-001 Lecture 121 ELEC 5970-001/6970-001(Fall 2005) Special Topics in Electrical Engineering Low-Power Design of Electronic Circuits.

10/11/05ELEC / Lecture 121 ELEC / (Fall 2005) Special Topics in Electrical Engineering Low-Power Design of Electronic Circuits.
Jan. 2007VLSI Design '071 Statistical Leakage and Timing Optimization for Submicron Process Variation Yuanlin Lu and Vishwani D. Agrawal ECE Dept. Auburn.

Jan. 2007VLSI Design '071 Statistical Leakage and Timing Optimization for Submicron Process Variation Yuanlin Lu and Vishwani D. Agrawal ECE Dept. Auburn.
Fall 06, Sep 14 ELEC5270-001/6270-001 Lecture 5 1 ELEC 5270-001/6270-001 (Fall 2006) Low-Power Design of Electronic Circuits (Formerly ELEC 5970-003/6970-003)

Fall 06, Sep 14 ELEC / Lecture 5 1 ELEC / (Fall 2006) Low-Power Design of Electronic Circuits (Formerly ELEC / )

Similar presentations

Ads by Google