Daniel Červenkov, Peter Kodyš, Ján Scheirich, IPNP, Charls University in Prague 12 th – 15 th June 2013 Ringberg Castle

Slides:



Advertisements
Similar presentations
Peter Kodyš, March 21, 2006, DEPFET workshop, Prague, Status in Prague1 Charles University Prague Pavel Bažant, Zdeňka Broklová, Jan Brož, Zdeněk Doležal,
Advertisements

FREQUENCY SHIFT KEYING
Specific requirements for analog electronics of a high counting rate TRD Vasile Catanescu NIHAM - Bucharest CBM 10th Collaboration Meeting Sept 25 – 28,
Front-end electronics for Time Projection Chamber I.Konorov Outlook:  TPC requirements  TPC readout options  Options for TPC FE chips  Prototype TPC.
TileCal Electronics A Status Report J. Pilcher 17-Sept-1998.
IRS Chip Testing Report 09/09/2010 Chih-Ching Chen and Chiu-Chuan Ming-Yuan.
MICE Electronics & DAQ P J Smith University of Sheffield.
Status of the Optical Multiplexer Board 9U Prototype This poster presents the architecture and the status of the Optical Multiplexer Board (OMB) 9U for.
Status of LAV FEE electronics G. Corradi, C. Paglia, D. Tagnani & M. Raggi, T. Spadaro, P. Valente.
CCD and CCD readout : Engineering diagnostics during development, commissioning and operation Pierre Antilogus C. Juramy, H.Lebbolo, S. Russo, V.Tocut.
Wir schaffen Wissen – heute für morgen 24 August 2015PSI,24 August 2015PSI, Paul Scherrer Institut Status WP 8.2 RF Low Level Electronic Manuel Brönnimann.
COMPUTER MAIN PARTS “HARDWARE AND SOFTWARE”. HARDWARE LITERALLY, " HARDWARE " WOULD MEAN " HARD GOODS ". THIS CONCEPT IS INTENDED TO MEAN ALL TANGIBLE.
Free Space Optical Communications Senior Design Project Fall 2011 TEAM AWESOME.
Performance of SPIROC chips in SKIROC mode
Proposal of new electronics integrated on the flanges for LAr TPC S. Cento, G. Meng CERN June 2014.
Electronics for PS and LHC transformers Grzegorz Kasprowicz Supervisor: David Belohrad AB-BDI-PI Technical student report.
AUTOMATIC VOLTAGE REGULATOR(AVR)
DLS Digital Controller Tony Dobbing Head of Power Supplies Group.
HCAL1 Status 2003 Oleg Gavrishchuk, JINR, Dubna 1. HCAL1 performance 2003 General design High Voltage system LED monitoring 2. Tests in muon halo beam.
Anatoli Konoplyannikov Design and integration of HV, LED monitoring and calibration system for HCAL Overview of the subsystems design High voltage.
2. Super KEKB Meeting, DEPFET Electronics DEPFET Readout and Control Electronics Ivan Peric, Peter Fischer, Christian Kreidl Heidelberg University.
AHCAL Electronics. Status Commissioning and Integration Peter Göttlicher for the AHCAL developers CALICE meeting UT Arlington, March 12th, 2010.
Ondřej Svoboda for the ECAL group HADES collaboration meeting XXV, 19 – 23 November 2012 GSI.
LNA DC Bias Module Approach Block Diagram Schematic Program Plan
Embedded device set for control systems. Implementation and application. Victor R. Kozak BINP, Novosibirsk, Russia Budker INP, Novosibirsk RuPAC-2006.
Aras Papadelis, OTR meeting NIKHEF, June 17 th LHCb Outer Tracker Cross-talk measurements with Fe-55.
7/2/2003Ivan Hruska,Francisca Calheiros1 Radiation test of components for LV power supply design  Test done in PSI verification and selection.
LEPSI ir e s MIMOSA 13 Minimum Ionising particle Metal Oxyde Semi-conductor Active pixel sensor GSI Meeting, Darmstadt Sébastien HEINI 10/03/2005.
Calorimeter upgrade meeting – Phone Conference– May 5 th 2010 First prototyping run Upgrade of the front end electronics of the LHCb calorimeter.
Test of E906 PreAmp Prototype Da-Shung Su, Su-Yin Wang, Ting-Hua Chang, Wen-Chen Chang 2010/01/28.
©2006 Avanex, Inc. All rights reserved. CONFIDENTIALITY NOTICE: The information contained in this presentation is Avanex confidential information. Any.
Digital Phase Control System for SSRF LINAC C.X. Yin, D.K. Liu, L.Y. Yu SINAP, China
Sensor testing and validation plans for Phase-1 and Ultimate IPHC_HFT 06/15/ LG1.
Prague, Marcel Trimpl, Bonn University DEPFET-Readout Concept for TESLA based on Current Mode Signal Processing Markus Schumacher on behalf.
B.Satyanarayana Department of High Energy Physics Tata Institute of Fundamental Research Homi Bhabha Road, Colaba, Mumbai,
August DESY-HH VFCAL Report W. Lohmann, DESY Infrastructure for sensor diagnostics FE Electronics Development Sensor test facilities Laser Alignment.
Plans to Test HBD Prototype in Run 6 Craig Woody BNL DC Meeting March 8, 2006.
SuperKEKB 3nd open meeting July 7-9, 2009 Hans-Günther Moser MPI für Physik Sensor and ASIC R&D Sensor Prototype Production: running, ASICs: Switcher,
M. TWEPP071 MAPS read-out electronics for Vertex Detectors (ILC) A low power and low signal 4 bit 50 MS/s double sampling pipelined ADC M.
Peter Kodyš, October 10, 2005, DEPFET workshop, Munich, Laser testy – status in Prague1 Peter Kodyš, Zdeněk Doležal, Pavel Řezníček, Zbyněk Drásal, Jan.
Preparations to Install the HBD for Run 6 Craig Woody BNL PHENIX Weekly Meeting January 26, 2006.
Lianna Dicke MOTOR HARDWARE BREAKDOWN. Design Goals: Drive DC motor that draws 5 A maximum continuous current Voltage operation at 12 Volts (automotive)
CBM 12 th Meeting, October 14-18, 2008, Dubna Present status of the first version of NIHAM TRD-FEE analogic CHIP Vasile Catanescu and Mihai Petrovici NIHAM.
New ATCA compute node Design for PXD Zhen-An Liu TrigLab, IHEP Beijing Feb , 6th International Workshop on DEPFET Detectors and Applications.
FSAE Engine Management System Adolfo Pereira Donald Zucaro Lee McDade Jeremy Belge Sun-Jet Liu Marcin Trelinski Advisor: Dr. Alan Nye Sponsor: FSAE Formula.
RF low level control & synchronization A. Gallo, M. Bellaveglia, L. Cacciotti SPARC review committee – ENEA Frascati – 16/11/2005.
PXD – DEPFET PS noise emission tests Mateo Iglesias Fernando Arteche.
TPC FEE status and more TUM Physics Department E18 I.Konorov.
Hybrid Boards for PXD6 5th International Workshop on DEPFET Detectors and Applications Sept Oct Christian Koffmane 1,2 1 Max-Planck-Institut.
Outline Upgrade status of the ECAL/HCAL HV control mezzanine board;  Firmware design,  Setup for making functional tests and validation FPGA firmware.
Test beam preparations Florian Lütticke, Mikhail Lemarenko, Carlos Marinas University of Bonn (Prof. Norbert Wermes) DEPFET workshop Ringberg (June 12-15,
Jelena Ninković Testing PXD6 - summary and plans Jelena Ninkovic for the HLL team.
Clear Performance and Demonstration of a novel Clear Concept for DEPFET Active Pixel Sensors Stefan Rummel Max-Planck-Institut für Physik – Halbleiterlabor.
Preparations on DEPFET gate-mode Operation with Hybrid 4.1.x 17. April Christian Koffmane 1,2 for HLL team 1 Max-Planck-Institut für Physik, München.
Radiation Hardness of DEPFET Pixel Sensors Andreas Ritter IMPRS - Young Scientist Workshop 2010, Ringberg 1.
1 Test of Electrical Multi-Chip Module for Belle II Pixel Detector DPG-Frühjahrstagung der Teilchenphysik, Wuppertal 2015, T43.1 Belle II Experiment DEPFET.
Feedback Systems Update Alessandro Drago SuperB General Meeting Perugia June 2009.
1 First large DEPFET pixel modules for the Belle II Pixel Detector Felix Müller Max-Planck-Institut für Physik DPG-Frühjahrstagung der Teilchenphysik,
1 Run on 25. October. 2 Full-size DCD Price: at least 32 k€ Return: April 201  Less test possibilities Full-size chip Wire-bondable DCD Price: 6.75 k€
Testsystems PXD6 - testing plans overview - by Jelena NINKOVIC Hybrid Boards for PXD6 - by Christian KOFFMANE Source measurements on DEPFET matrices using.
Latest results of EMCM tests / measurements
Christophe Beigbeder PID meeting
Gated Mode - System Aspects
Gated Mode - System Aspects
Readout electronics for aMini-matrix DEPFET detectors
Ongoing R&D in Orsay/Saclay on ps time measurement: a USB-powered 2-channel 3.2GS/s 12-bit digitizer D.Breton (LAL Orsay), E.Delagnes (CEA/IRFU) Séminaire.
Electronics: Demod + 4Q FE
Chapter 1 Introduction to Electronics
500 nm WRITE VOLTAGE 0 V.
Peter Kodyš, Zdeněk Doležal, Jan Brož,
Presentation transcript:

Daniel Červenkov, Peter Kodyš, Ján Scheirich, IPNP, Charls University in Prague 12 th – 15 th June 2013 Ringberg Castle Upgrade of the Mini-matrix Test System

Mini-matrix Test System DEPFET prototypes Pulse laser source 660/1060 nm Positioning platform –Automated measurements Thermal stabilization Computer controlled power supplies Radioactive sources for calibration Block Diagram of the Test System Photo of the Test System - 1

Front-end and Steering Electronics Steering Pulse Generator Front-end Amplifier Amplifier Board Motherboard - 2

System Upgrade Previous system had only 8 drain channels –PXD6 4-fold layout -> 2 columns Upgrade for 16 drain channels –PXD6 4-fold layout -> 4 columns –ADC card with 16 channels would be costly Multiplexing 2:1 Reusing old system Only new motherboard and amplifier cards were designed The DEPFET matrix has to have 16 drain channels bonded –New matrix had been prepared (MPI) - 3 Motherboard V3 Motherboard V2

Test System Upgrade 16 amplifier card –2 cards are time multiplexed in one output Backward compatible with previous system version –Trig3 is used for multiplexer Internal gate is the memory unit Compression of two channels in one using different time-slots Photo of the New Electronics Time Multiplex in Channel Compression - 4

5 Drain Currents

First Results Test of functionality of the system IR laser Operational voltages and laser weren’t optimized –Very bad homogeneity - 6

Conclusions and Outlook Upgrade of the system was done –DEPFET active area was doubled –A lot of system components were re-used –Software was modified Further voltage optimization is necessary, but system functionality was proven System in the MPI is being upgraded as well - 7