Sergio Vergara Limon, Guy Fest, September 2007 1 Electronics for High Energy Physics Experiments.

Slides:



Advertisements
Similar presentations
J. Varela, CERN & LIP-Lisbon Tracker Meeting, 3rd May Partitions in Trigger Control J. Varela CERN & LIP-Lisbon Trigger Technical Coordinator.
Advertisements

Construction and First Results of a Cosmic Ray Telescope M. P. Belhorn University of Cincinnati 12 June 2008.
The Angra Neutrino Detector Detector, VETO and electronics conceptual design Laudo Barbosa (May 18th, 2006) Centro Brasileiro de Pesquisas Físicas (CBPF)
20 Feb 2002Readout electronics1 Status of the readout design Paul Dauncey Imperial College Outline: Basic concept Features of proposal VFE interface issues.
Status of the Optical Multiplexer Board 9U Prototype This poster presents the architecture and the status of the Optical Multiplexer Board (OMB) 9U for.
DSP online algorithms for the ATLAS TileCal Read Out Drivers Cristobal Cuenca Almenar IFIC (University of Valencia-CSIC)
Uli Schäfer JEM Status and plans Firmware Hardware status JEM1 Plans.
28 June 2004 ATLAS SCT/Pixel TIM FDR/PRR Martin Postranecky TIM OVERVIEW1 ATLAS SCT/Pixel TIM FDR/PRR 28 June 2004 Physics & Astronomy HEP Electronics.
Mathieu Goffe EUDET JRA1 meeting, DESY Wednesday 30 January 2008 IPHC, 23 rue du Loess BP 28, 67037, Strasbourg Cedex 02, France.
The Transverse detector is made of an array of 256 scintillating fibers coupled to Avalanche PhotoDiodes (APD). The small size of the fibers (5X5mm) results.
Saverio Minutoli INFN Genova 1 T1 Electronic status Electronic items involved: Anode Front End Card Cathode Front End Card Read-Out Control card Slow Control.
MSS, ALICE week, 21/9/041 A part of ALICE-DAQ for the Forward Detectors University of Athens Physics Department Annie BELOGIANNI, Paraskevi GANOTI, Filimon.
DDL hardware, DATE training1 Detector Data Link (DDL) DDL hardware Csaba SOOS.
Electronics for PS and LHC transformers Grzegorz Kasprowicz Supervisor: David Belohrad AB-BDI-PI Technical student report.
20/10/2008A. Alici - ALICE TOF Festival1 Electronics and data acquisition of the ALICE TOF detector A.Alici University and INFN, Bologna.
U N C L A S S I F I E D FVTX Detector Readout Concept S. Butsyk For LANL P-25 group.
RPC PAC Trigger system installation and commissioning How we make it working… On-line software Resistive Plate Chambers Link Boxes Optical Links Synchronization.
Understanding Data Acquisition System for N- XYTER.
VC Feb 2010Slide 1 EMR Construction Status o General Design o Electronics o Cosmics test Jean-Sebastien Graulich, Geneva.
CM26 March 2010Slide 1 EMR Status o Intro o Construction o Magnetic shielding o Electronics o Prototype Cosmics test o Schedule Jean-Sebastien Graulich,
Leo Greiner IPHC meeting HFT PIXEL DAQ Prototype Testing.
M. Lo Vetere 1,2, S. Minutoli 1, E. Robutti 1 1 I.N.F.N Genova, via Dodecaneso, GENOVA (Italy); 2 University of GENOVA (Italy) The TOTEM T1.
LNL 1 SLOW CONTROLS FOR CMS DRIFT TUBE CHAMBERS M. Bellato, L. Castellani INFN Sezione di Padova.
September 8-14, th Workshop on Electronics for LHC1 Channel Control ASIC for the CMS Hadron Calorimeter Front End Readout Module Ray Yarema, Alan.
RCU Status 1.RCU design 2.RCU prototypes 3.RCU-SIU-RORC integration 4.RCU system for TPC test 2002 HiB, UiB, UiO.
ICARUS General Trigger Design Contributions from: M.Della Pietra, A.Di Cicco, P.Di Meo, G.Fiorillo, P.Parascandolo, R.Santorelli, P.Trattino B.Baboussinov,
Status of Global Trigger Global Muon Trigger Sept 2001 Vienna CMS-group presented by A.Taurok.
A Front End and Readout System for PET Overview: –Requirements –Block Diagram –Details William W. Moses Lawrence Berkeley National Laboratory Department.
11th March 2008AIDA FEE Report1 AIDA Front end electronics Report February 2008.
Muon Electronics Upgrade Present architecture Remarks Present scenario Alternative scenario 1 The Muon Group.
Bernardo Mota (CERN PH/ED) 17/05/04ALICE TPC Meeting Progress on the RCU Prototyping Bernardo Mota CERN PH/ED Overview Architecture Trigger and Clock Distribution.
Annual Review Cern -June 13th, 2006 F. Loddo I.N.F.N. Bari RPC Electronics: Technical Trigger Flavio Loddo I.N.F.N. Bari On behalf of the RPC-Trigger group.
Rome 4 Sep 04. Status of the Readout Electronics for the HMPID ALICE Jose C. DA SILVA ALICE.
DAQ/Trigger System proposal for the Angra Neutrino Detector Herman Lima Jr (18 May 2006) Centro Brasileiro de Pesquisas Físicas.
Performance of Programmable Logic Devices (PLDs) in read-out of high speed detectors Jack Fried INSTRUMENTATION DIVISION PLD ? PLD ? Muon Tracker PLD Muon.
Status of TRD Pre-trigger System K. Oyama, T. Krawutschke, A. Rausch, J. Stachel, P. von Walter, R. Schicker and M. Stockmeier for the T0, V0, and TRD.
KLM Trigger Status Barrel KLM RPC Front-End Brandon Kunkler, Gerard Visser Belle II Trigger and Data Acquistion Workshop January 17, 2012.
TTC for NA62 Marian Krivda 1), Cristina Lazzeroni 1), Roman Lietava 1)2) 1) University of Birmingham, UK 2) Comenius University, Bratislava, Slovakia 3/1/20101.
Computer operation is of how the different parts of a computer system work together to perform a task.
1 Calorimeters LED control LHCb CALO meeting Anatoli Konoplyannikov /ITEP/ Status of the calorimeters LV power supply and ECS control Status of.
Status of the PSD upgrade - Problems with PSD in Be runs - Modification of cooling system - New temperature control - Upgrade of HV control system - MAPD.
Time and amplitude calibration of the Baikal-GVD neutrino telescope Vladimir Aynutdinov, Bair Shaybonov for Baikal collaboration S Vladimir Aynutdinov,
BPM stripline acquisition in CLEX Sébastien Vilalte.
LHCf Detectors Sampling Calorimeter W 44 r.l, 1.6λ I Scintilator x 16 Layers Position Detector Scifi x 4 (Arm#1) Scilicon Tracker x 4(Arm#2) Detector size.
1 Basic Processor Architecture. 2 Building Blocks of Processor Systems CPU.
Status of Integration of Busy Box and D-RORC Csaba Soós ALICE week 3 July 2007.
E Ethernet C CAN bus P Profibus HV HV cables LV LV cables (+busbar) S Serial (RS232) Signal cable Other/Unknown Liquid or Gas Cable and/or Bus PCI-XYZ.
Rutherford Appleton Laboratory September 1999Fifth Workshop on Electronics for LHC Presented by S. Quinton.
1 Timing of the calorimeter monitoring signals 1.Introduction 2.LED trigger signal timing * propagation delay of the broadcast calibration command * calibration.
Mai 31th 2011 Christophe Beigbeder PID meeting1 ETD meeting Test setup : Activities in Bari, Univ of Maryland and at Orsay Test setup : Activities in Bari,
August 24, 2011IDAP Kick-off meeting - TileCal ATLAS TileCal Upgrade LHC and ATLAS current status LHC designed for cm -2 s 7+7 TeV Limited to.
The ALICE TPC Readout Control Unit 10th Workshop on Electronics for LHC and future Experiments 13 – 17 September 2004, BOSTON, USA Carmen González Gutierrez.
1 Projectile Spectator Detector: Status and Plans A.Ivashkin (INR, Moscow) PSD performance in Be run. Problems and drawbacks. Future steps.
PC-based L0TP Status Report “on behalf of the Ferrara L0TP Group” Ilaria Neri University of Ferrara and INFN - Italy Ferrara, September 02, 2014.
J.Maalmi, D.Breton – SuperB Workshop – Frascati – September 2010 Electronics for the two-bar test. D.Breton & J.Maalmi (LAL Orsay)
The ALICE Data-Acquisition Read-out Receiver Card C. Soós et al. (for the ALICE collaboration) LECC September 2004, Boston.
MADEIRA Valencia report V. Stankova, C. Lacasta, V. Linhart Ljubljana meeting February 2009.
DAQ ACQUISITION FOR THE dE/dX DETECTOR
Use of FPGA for dataflow Filippo Costa ALICE O2 CERN
Speaker: Kurenya A.N. Head: Petkov V.B. BNO INR RAS
Jinfan Chang Experimental Physics Center , IHEP Feb 18 , 2011
The Totem trigger architecture The LONEG firmware archtecture
ALICE Trigger Upgrade CTP and LTU PRR
L0 processor for NA62 Marian Krivda 1) , Cristina Lazzeroni 1) , Roman Lietava 1)2) 1) University of Birmingham, UK 2) Comenius University, Bratislava,
Trigger system Marián Krivda (University of Birmingham)
Commodity Flash ADC-FPGA Based Electronics for an
NA61 - Single Computer DAQ !
M. Krivda for the ALICE trigger project, University of Birmingham, UK
Multi Chip Module (MCM) The ALICE Silicon Pixel Detector (SPD)
Readout electronics system for Laser TPC prototype
Presentation transcript:

Sergio Vergara Limon, Guy Fest, September Electronics for High Energy Physics Experiments

Sergio Vergara Limon, Guy Fest, September Current Projects DDL data generator DDL data generator ACORDE electronics ACORDE electronics FEE of the muon Telescope for the Pierre Auger Observatory FEE of the muon Telescope for the Pierre Auger Observatory

Sergio Vergara Limon, Guy Fest, September DDL Data Generator (DDG)

Sergio Vergara Limon, Guy Fest, September DDG The ALICE DAQ system required an autonomous data source in order to test and commission the DAQ during the installation at the experimental area. This gave the possibility of testing the DAQ standalone before using it to test and commission detectors. This data generator emulates an ALICE detector as closely as reasonably possible. This device send data to the DAQ system. Its interface with the DAQ is the DDL as for any detector. This data generator is able to receive and decode the information coming from the ALICE trigger system and initiate the transfer of data upon reception of a trigger Level 2A. The TTCrx chip is used as standard interface to the trigger. Also, the data generator is able to emulate the trigger system.

Sergio Vergara Limon, Guy Fest, September ALICE Data-Acquisition architecture DDG

Sergio Vergara Limon, Guy Fest, September Implementation The DDG generates data using data produced in the ALICE event production. These data is allocated in the RAM memory of a PC. To generate the Data Header the DDG decode the trigger messages coming from the TTC partition. The Data header and the Data are transmitted to the DAQ system through the DDL. To emulate completely an ALICE detector the DDG produces a BUSY signal; the duration of this signal is programmable in 12 steps, from 1ms to 100ms.

Sergio Vergara Limon, Guy Fest, September Implementation (Continue) The DDG is able to emulate the trigger system; to do this, words of 16 bits are stored in the PC RAM memory, containing enough information to produce the trigger messages. These messages are used to generate the Data Header. The DDG is able to emulate the trigger system; to do this, words of 16 bits are stored in the PC RAM memory, containing enough information to produce the trigger messages. These messages are used to generate the Data Header. The DDG has an input signal to indicate if must work with the real trigger system or with the trigger system emulator. The DDG has an input signal to indicate if must work with the real trigger system or with the trigger system emulator.

Sergio Vergara Limon, Guy Fest, September Implementation (Continue) The DDG uses 3 cards. The D-RORC card controls the flow of the data to be sent to the DAQ system through the DDL. The D-RORC card controls the flow of the data to be sent to the DAQ system through the DDL. A daughter card is used to decode the trigger messages coming from the TTC partition. Also, this card includes a TTCrx emulator, a Data Header Generator and a BUSY signal generator. A daughter card is used to decode the trigger messages coming from the TTC partition. Also, this card includes a TTCrx emulator, a Data Header Generator and a BUSY signal generator. A TTCrx mezzanine card was used to receive the optical link coming from the TTCex card, part of the TTC partition. A TTCrx mezzanine card was used to receive the optical link coming from the TTCex card, part of the TTC partition.

Sergio Vergara Limon, Guy Fest, September DDG block diagram

Sergio Vergara Limon, Guy Fest, September Cards SIU FPGA 1FPGA 2 Busy connectors L0 connectors Connectors to plug in the daughter card Cards assembled TTCrx chip Optical connector

Sergio Vergara Limon, Guy Fest, September Standalone tests of the DAQ software have been conducted continuously during its development, sometimes by emulating the outside components not yet available. This procedure allowed validating the behavior and performances of the whole chain of DATE processes and data flow. In particular, this task was achieved during the various data challenges performed at CERN to measure the sustained event building rate and writing speed to permanent data storage Data Challenge Achievements

Sergio Vergara Limon, Guy Fest, September ACORDE Electronics

Sergio Vergara Limon, Guy Fest, September ACORDE Electronics The first stage of ACORDE consist of an array of 60 modules placed on the top sides of the ALICE magnet. Each module consists of two superimposed scintillators counters with 1.88x0.2m^2 effective area. The first stage of ACORDE consist of an array of 60 modules placed on the top sides of the ALICE magnet. Each module consists of two superimposed scintillators counters with 1.88x0.2m^2 effective area. ACORDE electronics generates the single muon trigger (This system will be used to calibrate the TPC and other detectors). ACORDE electronics generates the single muon trigger (This system will be used to calibrate the TPC and other detectors). Generate the multi-coincidence muon trigger (This system will be used to perform cosmic ray studies). Generate the multi-coincidence muon trigger (This system will be used to perform cosmic ray studies). Provide the wakeup signal to the TRD. Provide the wakeup signal to the TRD. Must have a calibration system to perform periodical test on ACORDE. Must have a calibration system to perform periodical test on ACORDE.

Sergio Vergara Limon, Guy Fest, September Requirements to generate the single and the multi-coincidence muon trigger It will be able to scan up to 120 channels of ACORDE in synchronization with the LHC clock signal. It will be able to scan up to 120 channels of ACORDE in synchronization with the LHC clock signal. Produces a coincidence between two overlapped plastic scintillator counters. Produces a coincidence between two overlapped plastic scintillator counters. Generates a trigger signal when atmospheric muons impinge upon ACORDE. The time of the electronics to generate the trigger signal is about 100ns. It will be able to provide the tracking information (spatial location of the scintillator fired). The system will have one memory to storage the tracking information.

Sergio Vergara Limon, Guy Fest, September Requirements to generate the single and the multi-coincidence muon trigger (Continue) ACORDE should recover the LHC clock and decode the trigger messages coming from the Central Trigger Processor through the TTC partition. ACORDE should recover the LHC clock and decode the trigger messages coming from the Central Trigger Processor through the TTC partition. It will generate the Data Header to send the tracking information through the DAQ system. The voltage threshold will be fixed. The multi-coincidence number will be set remotely. The system should have a FEE interface to be able to communicate with the DAQ’s Source Interface Unit (SIU).We will use this SIU to have access to the bidirectional Detector Data Link (DDL).

Sergio Vergara Limon, Guy Fest, September Requirements of the calibration system Must be able to receive a start signal remotely. This signal will produce that the calibration system runs the performance test on ACORDE. The ACORDE system could have one counter per channel to perform the test. The counters should operate during some time after receiving the calibration signal. The system must send the counters data to the ALICE DAQ system. To send data to the DAQ system we should use a FEE interface to be able to communicate with the DAQ’s Source Interface Unit (SIU).

Sergio Vergara Limon, Guy Fest, September Block diagram

Sergio Vergara Limon, Guy Fest, September Data Header

Sergio Vergara Limon, Guy Fest, September Last modifications ACORDE has now 143 configuration bits distributed in 9 parameters. They can be set through the DAQ system. ACORDE has now 143 configuration bits distributed in 9 parameters. They can be set through the DAQ system. ACORDE can read 70 parameters (983 bits) through the DAQ system. ACORDE can read 70 parameters (983 bits) through the DAQ system. The four LO trigger and ML0 modes has been included. The four LO trigger and ML0 modes has been included. The BUSY signal and the ACORDE calibration system has been instrumented. The BUSY signal and the ACORDE calibration system has been instrumented.

Sergio Vergara Limon, Guy Fest, September BUSY signal generation

Sergio Vergara Limon, Guy Fest, September Controls words (DAQ)

Sergio Vergara Limon, Guy Fest, September Status words (DAQ)

Sergio Vergara Limon, Guy Fest, September DATE and Trigger software

Sergio Vergara Limon, Guy Fest, September ACORDE modules in the Cavern

Sergio Vergara Limon, Guy Fest, September ACORDE modules on the Magnet

Sergio Vergara Limon, Guy Fest, September ACORDE electronics in the Cavern ACORDE electronics ALICE trigger

Sergio Vergara Limon, Guy Fest, September Test results The L0 and ML0 trigger modes have been tested successfully. The L0 and ML0 trigger modes have been tested successfully. Data header generation is being correctly. Data header generation is being correctly. The difference between minieventID and eventID is constant or cero. The difference between minieventID and eventID is constant or cero. The BUSY signal generation allows complete trigger sequences. The BUSY signal generation allows complete trigger sequences. The electronics is installed in the cavern and has been integrated to ACORDE modules, the DAQ and trigger systems. The electronics is installed in the cavern and has been integrated to ACORDE modules, the DAQ and trigger systems. The calibration system works correctly. The calibration system works correctly. Now ACORDE is taking data. Now ACORDE is taking data.

Sergio Vergara Limon, Guy Fest, September First results

Sergio Vergara Limon, Guy Fest, September FEE of the muon Telescope for the Pierre Auger Observatory (BATATA)

Sergio Vergara Limon, Guy Fest, September Introduction BATATA (Buried Array Telescope at Auger) is an instrument to measure the electromagnetic contamination of the muon component and it is built using three XY layers of scintillator bars and shit fibers.

Sergio Vergara Limon, Guy Fest, September BATATA Experimental array 2s2s 100  s L0 L1 t Data storage time 3 xy layers with optical fibers buried close to the Auger tanks L1 L0

Sergio Vergara Limon, Guy Fest, September Layers of optical fibers 50 optical fibers are coupled to a 64 channel fotomultiplier, one PMT by layer.

Sergio Vergara Limon, Guy Fest, September Multi-anode photomultiplier H7546B HAMAMATSU Specifications: Spectral Response:300nm to 650nm Wavelength of maximum Response: 420nm Cathode Sensitivity 80 A/lm Anode Pulse Rise Time : 1ns Photocathode-Minimum effective Area: 18.1x18.1 mm Lab.Dec. ICN-UNAM

Sergio Vergara Limon, Guy Fest, September Front End Electronics AD8009 OUT MAX9201 CONECTORCONECTOR DB0 DB7 WR A0 A1 REF PMT H7564B OUT A DAC-TLC7226C OUT B OUT C OUT D IN 1A G G VDD Differential connector SN55LVDS31 1Y 1Z G=10 Amplifierdiscriminator CMOS-LVDS Line drivers Voltage Threshold

Sergio Vergara Limon, Guy Fest, September FEE PCB HV Amplifiers Discriminators DACs LVDs line drivers 31 cm 18.5cm

Sergio Vergara Limon, Guy Fest, September D view of the FEE PCB

Sergio Vergara Limon, Guy Fest, September Thank you