PCI coreGlue logic SIU card PCI bus FPGA APEX20k400 internal SRAM I/O onboard SRAM 32k x 16 FLASH EEPROM FEE-bus daughter board TPC RCU prototype I Commercial.

Slides:



Advertisements
Similar presentations
CHEP 2000 Padova Stefano Veneziano 1 The Read-Out Crate in the ATLAS DAQ/EF prototype -1 The Read-Out Crate model The Read-Out Buffer The ROBin ROB performance.
Advertisements

21/04/06KIP HeidelbergTorsten Alt & Jochen Thäder HLT Setup in RCU Lab HLT-Setup.
TPC / PHOS / HLT Readout Electronics overview Annual Evaluation Meeting for CERN-related Research in Norway November, 2004 University of Oslo Kjetil.
TPC DETECTOR SEGMENTATION OF THE READOUT PLANE LATERAL VIEW OF THE TPC
DAQ for the TPC Sector Test at Test Beam T10 ALICE DAQ Group ALICE TPC Collaboration Meeting Cagliari, Sardinia 16 – 17 May 2004.
8xADC AMC board Tomasz Klonowski Warsaw University of Technology PERG – ISE
CMS Week Sept 2002 HCAL Data Concentrator Status Report for RUWG and Calibration WG Eric Hazen, Jim Rohlf, Shouxiang Wu Boston University.
1 Project supervised by: Dr Michael Gandelsman Project performed by: Roman Paleria, Avi Yona 12/5/2003 Multi-channel Data Acquisition System Mid-Term Presentation.
Performed by:Roi Sherman Eyal Wilamowski Instructor: Mr. Michael Itzkovich המעבדה למערכות ספרתיות מהירות High speed digital systems laboratory הטכניון.
Sept TPC readoutupgade meeting, Budapest1 DAQ for new TPC readout Ervin Dénes, Zoltán Fodor KFKI, Research Institute for Particle and Nuclear Physics.
HCAL FIT 2002 HCAL Data Concentrator Status Report Gueorgui Antchev, Eric Hazen, Jim Rohlf, Shouxiang Wu Boston University.
LP TPC DAQ Ulf Mjörnmark Lund University Present understanding and plan.
UNIVERSITY OF BERGEN DEPARTMENT OF PHYSICS 1 UiB DR 2003 High Level API for the TPC-FEE control and configuration.
RCU Status 1.RCU hardware 2.Firmware/Software 3.Test setups HiB, UiB, UiO.
A Flexible Architecture for Simulation and Testing (FAST) Multiprocessor Systems John D. Davis, Lance Hammond, Kunle Olukotun Computer Systems Lab Stanford.
DDL hardware, DATE training1 Detector Data Link (DDL) DDL hardware Csaba SOOS.
Normal text - click to edit RCU – DCS system in ALICE RCU design, prototyping and test results (TPC & PHOS) Johan Alme.
Leo Greiner IPHC testing Sensor and infrastructure testing at LBL. Capabilities and Plan.
HLT architecture.
SLAAC SV2 Briefing SLAAC Retreat, May 2001 Heber, UT Brian Schott USC Information Sciences Institute.
PCIe Mezzanine Carrier Pablo Alvarez BE/CO. Functional Specifications External Interfaces User (application) FPGA System FPGA Memory blocks Mezzanine.
GBT Interface Card for a Linux Computer Carson Teale 1.
TIM Phase A 1 SSL, 8/15/2007 Electric Field and Waves Instrument (EFW) Technical Interchange Meeting EFW Digital Electronics Digital Control Board (DCB)
LECC2003 AmsterdamMatthias Müller A RobIn Prototype for a PCI-Bus based Atlas Readout-System B. Gorini, M. Joos, J. Petersen (CERN, Geneva) A. Kugel, R.
Front-end Electronics for the Alice Detector Kjetil Ullaland Department of Physics and Technology, University of Bergen, Norway NFR meeting, University.
Detectors and read-out DetectorNo. of ch.Read-out method Device candidates CsI(Tl)768Flash ADCCOPPER + 65 MHz FADC FINESSE Active Polarimeter600 x 12 x.
B. Hirosky 10/17/00 ‘L2ßeta’ CPU Concept Commercial 6U CPU Card W/ UII on board FPGA MBUS P I/O + DMA ECL Latch Driver MBUS Straight pass to VME Latches.
RCU Status 1.RCU design 2.RCU prototypes 3.RCU-SIU-RORC integration 4.RCU system for TPC test 2002 HiB, UiB, UiO.
A PCI Card for Readout in High Energy Physics Experiments Michele Floris 1,2, Gianluca Usai 1,2, Davide Marras 2, André David IEEE Nuclear Science.
Volker Lindenstruth ( Kirchhoff Institute for Physics Chair of Computer Science University Heidelberg, Germany Phone:
Class of Service Distribution SW/HW interface Clusters of VPUs Clusters of VPUs Clusters of VPUs LBS Arbitration Clusters of VPUs.
First ideas for the Argontube electronics Shaper, simulations Block Diagram for analog path Delta Code Data Reduction Bus system, Controller Max.
DDL1 ALICE Detector Data Link (DDL) and it’s use in STAR TOF J. Schambach.
Bernardo Mota (CERN PH/ED) 17/05/04ALICE TPC Meeting Progress on the RCU Prototyping Bernardo Mota CERN PH/ED Overview Architecture Trigger and Clock Distribution.
Rome 4 Sep 04. Status of the Readout Electronics for the HMPID ALICE Jose C. DA SILVA ALICE.
Xiangming Sun1PXL Sensor and RDO review – 06/23/2010 STAR XIANGMING SUN LAWRENCE BERKELEY NATIONAL LAB Firmware and Software Architecture for PIXEL L.
Presented by: Reshef Schreiber Itay Leibovitz Instructed by: Eran Segev.
OPERA TT MEETING BRUSSELS, April 11, 2003 Status of the OPERA DAQ Status of the OPERA DAQ D.Autiero, J.Marteau T.Descombes  informatics S.Gardien, C.Girerd,
PCI B ASED R EAD-OUT R ECEIVER C ARD IN THE ALICE DAQ S YSTEM W.Carena 1, P.Csato 2, E.Denes 2, R.Divia 1, K.Schossmaier 1, C. Soos 1, J.Sulyan 2, A.Vascotto.
Total Embedded Solutions SubSystems. Total Embedded Solutions SubSystems Agenda SSD Background Embedded Products –MIPS based processor products –I/O cards.
The Past... DDL in ALICE DAQ The DDL project ( )  Collaboration of CERN, Wigner RCP, and Cerntech Ltd.  The major Hungarian engineering contribution.
STAR Pixel Detector readout prototyping status. LBNL-IPHC-06/ LG22 Talk Outline Quick review of requirements and system design Status at last meeting.
Guirao - Frascati 2002Read-out of high-speed S-LINK data via a buffered PCI card 1 Read-out of High Speed S-LINK Data Via a Buffered PCI Card A. Guirao.
1 Level 1 Pre Processor and Interface L1PPI Guido Haefeli L1 Review 14. June 2002.
CPT week May 2003Dominique Gigi CMS DAQ 1.Block diagram 2.Form Factor 3.Mezzanine card (transmitter SLINK64) 4.Test environment 5.Test done 1.Acquisition.
Readout Control Unit of the Time Projection Chamber in ALICE Presented by Jørgen Lien, Høgskolen i Bergen / Universitetet i Bergen / CERN Authors: Håvard.
17/02/06H-RORCKIP HeidelbergTorsten Alt The new H-RORC H-RORC.
B. Hirosky 12/14/00 FPGA + FIFO replaces: DMA P/IO buffers TSI device Keep ECL drivers BUY THIS! Same Basic Concept as L2Alpha, but with simplified implementation.
Rutherford Appleton Laboratory September 1999Fifth Workshop on Electronics for LHC Presented by S. Quinton.
17 October 2002Electronics DivisionViraj Perera RAL TCM, GIO, CAN & TTCRx Adam Davis.
Abstract Hooked on Harmonix has been helping you play piano since The project takes input from a commercial MIDI keyboard and displays an image of.
Ketil Røed - LECC2005 Heidelberg Irradiation tests of the ALICE TPC Front-End Electronics chain Ketil Røed Faculty of Engineering, Bergen University.
The ALICE TPC Readout Control Unit 10th Workshop on Electronics for LHC and future Experiments 13 – 17 September 2004, BOSTON, USA Carmen González Gutierrez.
E. Hazen - DTC1 DAQ / Trigger Card for HCAL SLHC Readout E. Hazen - Boston University.
Embedded Systems Prototyping Tool Kit using Lego Dacta Hwayoung Chae.
1 of 24 The new way for FPGA & ASIC development © GE-Research.
The ALICE Data-Acquisition Read-out Receiver Card C. Soós et al. (for the ALICE collaboration) LECC September 2004, Boston.
Eric Hazen1 Ethernet Readout With: E. Kearns, J. Raaf, S.X. Wu, others... Eric Hazen Boston University.
The STAR Heavy Flavor Tracker PXL detector readout electronics
Production Firmware - status Components TOTFED - status
Erno DAVID, Tivadar KISS Wigner Research Center for Physics (HU)
Status of the Front-End Electronics and DCS for PHOS and TPC
The Complete Solution for Cost-Effective PCI & CompactPCI Implementations 1.
Next steps – with notes from during the meeting 17 March 2016
Evolution of S-LINK to PCI interfaces
RCU3 –> RCU4 New Schematics
PCI BASED READ-OUT RECEIVER CARD IN THE ALICE DAQ SYSTEM
Torsten Alt, Kjetil Ullaland, Matthias Richter, Ketil Røed, Johan Alme
Table 1: The specification of the PSICM and the ePSICM Prototypes
HCAL DAQ Interface Eric Hazen Jim Rohlf Shouxiang Wu Boston University
Presentation transcript:

PCI coreGlue logic SIU card PCI bus FPGA APEX20k400 internal SRAM I/O onboard SRAM 32k x 16 FLASH EEPROM FEE-bus daughter board TPC RCU prototype I Commercial OEM-PCI board –ALTERA FPGA APEX EP20K400 –SRAM 32k x 16 –PMC I/O connectors (178 pins) –Buffered I/O (80 pins) PMC FEE boardstrigger

PCI coreGlue logic SIU-CMC interface SIU card PCI bus FPGA internal SRAM Memory D32  2 MB Memory D32 > 2 MB FLASH EEPROM SCTTCFEE- bus TPC RCU prototype II

RCU test system PCI bridge SIU interface PCI bus FPGA SRAM LINUX: DATE PCI-tools SIU PCI bridge Glue logic DIU interface PCI bus LINUX: DATE PCI-tools DIU FEE- bus Trigger FEE-boards DDL RCU pRORC

Programming model Data/Command path Message passing model Production version DATE PCI-tools API LINUX-driver PCI core mailboxes fifos DIU command decoder SIU command decoder RCU command decoder RCU SM DDL protocol FEE command (”blabla_ALTRO”,,,) Design phase Prototype Final version

Programming model Data/Command path Message passing via PCI Development version DATE PCI-tools API LINUX-driver PCI core mailboxes fifos SIU command decoder RCU SIU emulator DDL RCU FEE controller FEE bus Design phase Prototype Final version ALTRO