SEE Scaling Effects Lloyd Massengill 10 May 2005.

Slides:



Advertisements
Similar presentations
Barcelona Forum on Ph.D. Research in Communications, Electronics and Signal Processing 21st October 2010 Soft Errors Hardening Techniques in Nanometer.
Advertisements

Savas Kaya and Ahmad Al-Ahmadi School of EE&CS Russ College of Eng & Tech Search for Optimum and Scalable COSMOS.
Computer modeling of radiation effects Noriyuki B. Ouchi and Kimiaki Saito Radiation Effects Analysis Research Group, Nuclear Science and Engineering Directorate,
NSREC 2013 Summary Radiation 2 Electronics (R2E) LHC Activities NSREC 2013 Summary Rubén García Alía, Giovanni Spiezia, Slawosz Uznanski.
Metal Oxide Semiconductor Field Effect Transistors
MURI Neutron-Induced Multiple-Bit Upset Alan D. Tipton 1, Jonathan A. Pellish 1, Patrick R. Fleming 1, Ronald D. Schrimpf.
Single Event Upsets (SEUs) – Soft Errors By: Rajesh Garg Sunil P. Khatri Department of Electrical and Computer Engineering, Texas A&M University, College.
April 30, Cost efficient soft-error protection for ASICs Tuvia Liran; Ramon Chips Ltd.
Derek Wright Monday, March 7th, 2005
2007 MURI Review The Effect of Voltage Fluctuations on the Single Event Transient Response of Deep Submicron Digital Circuits Matthew J. Gadlage 1,2, Ronald.
ECE 6466 “IC Engineering” Dr. Wanda Wosik
MURI Device-level Radiation Effects Modeling Hugh Barnaby, Jie Chen, Ivan Sanchez Department of Electrical Engineering Ira A. Fulton School of Engineering.
New approach to simulate radiation damage to single-crystal diamonds with SILVACO TCAD Florian Kassel, Moritz Guthoff, Anne Dabrowski, Wim de Boer.
Digital Integrated Circuits© Prentice Hall 1995 Devices Jan M. Rabaey The Devices.
1 A Design Approach for Radiation-hard Digital Electronics Rajesh Garg Nikhil Jayakumar Sunil P Khatri Gwan Choi Department of Electrical and Computer.
© Robert Baumann 3/27/2015 TI Information – Selective Disclosure Slide 1/ Future Circular Colliders Conference © Robert Baumann 3/27/2015 Slide.
EE141 © Digital Integrated Circuits 2nd Manufacturing 1 CMOS Process Manufacturing Process.
Space radiation dosimetry and the fluorescent nuclear track detector Nakahiro Yasuda National Institute of Radiological Sciences.
Digital Integrated Circuits A Design Perspective
Radiation Effects in Microelectronics EE-698a Course Seminar by Aashish Agrawal.
EURISOL User Group, Florence, Jan Spin-Dependent Pre-Equilibrium Exciton Model Calculations for Heavy Ions E. Běták Institute of Physics SAS,
Ron Schrimpf Department of Electrical Engineering and Computer Science Vanderbilt Radiation Effects Research Institute for Space and Defense Electronics.
Full –Band Particle-Based Analysis of Device Scaling For 3D Tri-gate FETs By P. Chiney Electrical and Computer Engineering Department, Illinois Institute.
Optional Reading: Pierret 4; Hu 3
Latent Damage From Single-Event Latchup Heidi N. Becker, Tetsuo F. Miyahira and Allan H. Johnston Jet Propulsion Laboratory California Institute of Technology.
Example 5-3 Find an expression for the electron current in the n-type material of a forward-biased p-n junction.
1 Efficient Analytical Determination of the SEU- induced Pulse Shape Rajesh Garg Sunil P. Khatri Department of ECE Texas A&M University College Station,
Centre de Toulouse Radiation interaction with matter 1.
© Digital Integrated Circuits 2nd Devices Digital Integrated Circuits A Design Perspective The Devices Jan M. Rabaey Anantha Chandrakasan Borivoje Nikolic.
The Devices Digital Integrated Circuit Design Andrea Bonfanti DEIB
Radiation Effects on Emerging Electronic Materials and Devices Ron Schrimpf Vanderbilt University Institute for Space and Defense Electronics.
Silicon – On - Insulator (SOI). SOI is a very attractive technology for large volume integrated circuit production and is particularly good for low –
Figure 9.1. Use of silicon oxide as a masking layer during diffusion of dopants.
Measurement and Simulation of the Variation in Proton-Induced Energy Deposition in Large Silicon Diode Arrays Christina L. Howe 1, Robert A. Weller 1,
EE141 © Digital Integrated Circuits 2nd Manufacturing 1 Chapter 2 Manufacturing Process March 7, 2003.
Single Event Effects in microelectronic circuits Author: Klemen Koselj Advisor: Prof. Dr. Peter Križan.
SiLab presentation on Reliable Computing Combinational Logic Soft Error Analysis and Protection Ali Ahmadi May 2008.
Soft errors in adder circuits Rajaraman Ramanarayanan, Mary Jane Irwin, Vijaykrishnan Narayanan, Yuan Xie Penn State University Kerry Bernstein IBM.
Text Book: Silicon VLSI Technology Fundamentals, Practice and Modeling Authors: J. D. Plummer, M. D. Deal, and P. B. Griffin Class: ECE 6466 “IC Engineering”
Engineering & Computer Science 1 RADSAFE - An Integrated Radiation Effects Simulation Framework Robert A. Weller,
2/2/2009 Marina Artuso LHCb Electronics Upgrade Meeting1 Front-end FPGAs in the LHCb upgrade The issues What is known Work plan.
1 Modeling and Simulation International Technology Roadmap for Semiconductors, 2004 Update Ashwini Ujjinamatada Course: CMPE 640 Date: December 05, 2005.
Estimation of Radiation Effects in the Front-End Electronics of an ILC Electromagnetic Calorimeter V. Bartsch, M. Postranecky, M. Warren, M. Wing University.
1 3D Simulation and Analysis of the Radiation Tolerance of Voltage Scaled Digital Circuits Rajesh Garg Sunil P. Khatri Department of ECE Texas A&M University.
ForgioneMAPLD 2005/P1041 PDSOI and Radiation Effects: An Overview Josh Forgione NASA GSFC / George Washington University.
Vanderbilt MURI meeting, June 14 th &15 th 2007 Band-To-Band Tunneling (BBT) Induced Leakage Current Enhancement in Irradiated Fully Depleted SOI Devices.
Lecture 23 OUTLINE The MOSFET (cont’d) Drain-induced effects Source/drain structure CMOS technology Reading: Pierret 19.1,19.2; Hu 6.10, 7.3 Optional Reading:
Effects of Surrounding Materials on Proton-Induced Energy Deposition in Large Silicon Diode Arrays Christina L. Howe 1, Robert A. Weller 1, Robert A. Reed.
NMOS FABRICATION 1. Processing is carried out on a thin wafer cut from a single crystal of silicon of high purity into which the required p-impurities.
UNCLASSIFIED Impact of Complex Material Systems on the Radiation Response of Advanced Semiconductors Robert A. Reed Institute for Space and Defense Electronics.
Use of Data Analysis and TCAD Simulations to Understand the Characteristics and Reliability of High Voltage MOS Transistors Jone F. Chen Department of.
Lecture 14 OUTLINE pn Junction Diodes (cont’d)
SEU Hardening Incorporating Extreme Low Power Bitcell Design (SHIELD)
Investigating latchup in the PXL detector Outline: What is latchup? – the consequences and sources of latchup – techniques to reduce latchup sensitivity.
June 13, MURI Annual Review X. J. Zhou, et al 1 Effects of Switched-Bias Annealing on Charge Trapping in HfO 2 high-  Gate Dielectrics X. J.
Gill 1 MAPLD 2005/234 Analysis and Reduction Soft Delay Errors in CMOS Circuits Balkaran Gill, Chris Papachristou, and Francis Wolff Department of Electrical.
UNCLASSIFIED Fundamental Aspects of Radiation Event Generation for Electronics and Engineering Research Robert A. Weller Institute for Space and Defense.
A Novel, Highly SEU Tolerant Digital Circuit Design Approach By: Rajesh Garg Sunil P. Khatri Department of Electrical and Computer Engineering, Texas A&M.
CODES: component degradation simulation tool ESA Project 22381/09/NL/PA.
Chapter 6 The Field Effect Transistor
Geant4 and Microelectronics – Recent Successes, Looming Concerns
SOLAR ATMOSPHERE NEUTRINOS
Chapter 1 & Chapter 3.
6.3.3 Short Channel Effects When the channel length is small (less than 1m), high field effect must be considered. For Si, a better approximation of field-dependent.
EE141 Chapter 3 VLSI Design The Devices March 28, 2003.
CMOS Devices PN junctions and diodes NMOS and PMOS transistors
SOLAR ATMOSPHERE NEUTRINOS
Optional Reading: Pierret 4; Hu 3
Design of a ‘Single Event Effect’ Mitigation Technique for Reconfigurable Architectures SAJID BALOCH Prof. Dr. T. Arslan1,2 Dr.Adrian Stoica3.
Details and Assumptions for Technology Requirements
Presentation transcript:

SEE Scaling Effects Lloyd Massengill 10 May 2005

Institute for Space and Defense ElectronicsVanderbilt Engineering MURI 05 Kickoff 10 May Hierarchical Multi-Scale Analysis of Radiation Effects Materials Device Structure Device Simulation Circuit Response IC Design Energy Deposition Defect Models

Institute for Space and Defense ElectronicsVanderbilt Engineering MURI 05 Kickoff 10 May Scaling and SEUs “Unconventional” SEE Mechanisms in Technology Nodes Below 100nm: l Charge Sharing Distributed effects l Secondary (nuclear) Reactions Probabilistic effects l Track Size as Large as the Critical Region Spatial effects l Circuit Speed on the order of Collection Dynamics Temporal effects

Institute for Space and Defense ElectronicsVanderbilt Engineering MURI 05 Kickoff 10 May Scaling and SEUs “Unconventional” SEE Mechanisms in Technology Nodes Below 100nm: l Charge Sharing Distributed effects l Secondary (nuclear) Reactions Probabilistic effects l Track Size as Large as the Critical Region Spatial effects l Circuit Speed on the order of Collection Dynamics Temporal effects

Institute for Space and Defense ElectronicsVanderbilt Engineering MURI 05 Kickoff 10 May Charge Sharing * Issue: At the 250nm CMOS technology node, we have observed two “unusual” effects l Heavy Ion – Very low LETth l Laser (  2 ) – N-Well Edge NFETs PFETs * McMorrow et al, ”Single-Event Upset in Flip-Chip SRAM Induced by Through- Wafer, Two-Photon Absorption”, accepted to the 2005 NSREC Warren et al., “The Contribution of Nuclear Reactions to Single Event Upset Cross-Section Measurements in a High-Density SEU Hardened SRAM Technology”, accepted to the 2005 NSREC

Institute for Space and Defense ElectronicsVanderbilt Engineering MURI 05 Kickoff 10 May Charge Sharing Background * Distributed-storage hardened SRAM cell: l “Single Node” events cannot produce an upset l Charge collection required at nodes on both legs l Event sequence Sufficient charge must be collected on one leg to float the opposite leg The floating leg must then collected enough charge to lose its state HL * Warren et al., “The Contribution of Nuclear Reactions to Single Event Upset Cross-Section Measurements in a High-Density SEU Hardened SRAM Technology”, accepted to the 2005 NSREC

Institute for Space and Defense ElectronicsVanderbilt Engineering MURI 05 Kickoff 10 May Charge Sharing Simulations * l Mixed-mode simulations (3-D TCAD + compact model) useful for efficiency l We constructed calibrated base structure for SEE mapping l VAMPIRE simulations: 4G Opteron nodes 550,000 elements, 1.5 wks per TCAD SPICE * Olson et al, “Simultaneous SE Charge Sharing and Parasitic Bipolar Conduction in a Highly-Scaled SRAM Design,“ accepted to NSREC 2005

Institute for Space and Defense ElectronicsVanderbilt Engineering MURI 05 Kickoff 10 May Charge Sharing Preliminary Findings * l Functionally disjoint, but physically adjacent nodes share charge l In addition, parasitic conduction affects PFET of opposite rail HL M7 M8 M9 M10 M2 M0 M4 M5 * Olson et al, “Enhanced Single-Event Charge Collection in Submicron CMOS Due to a Diffusion-Triggered Parasitic LPNP” presented at HEART 05

Institute for Space and Defense ElectronicsVanderbilt Engineering MURI 05 Kickoff 10 May Scaling and SEUs “Unconventional” SEE Mechanisms in Technology Nodes Below 100nm: l Charge Sharing Distributed effects l Secondary (nuclear) Reactions Probabilistic effects l Track Size as Large as the Critical Region Spatial effects l Circuit Speed on the order of Collection Dynamics Temporal effects

Institute for Space and Defense ElectronicsVanderbilt Engineering MURI 05 Kickoff 10 May Secondary (Nuclear) Effects Issue: l Unable to explain upsets at very low LET in TCAD l Upset cross section too small to be intra-cell variation Ultra Low  (follow-on at BNL) Approximate Ion Track Area (intra-cell Limit) TCAD Prediction TCAD with average LET ion does not explain low LET upsets

Institute for Space and Defense ElectronicsVanderbilt Engineering MURI 05 Kickoff 10 May Secondary (Nuclear) Effects Hypotheses l Nuclear reaction events can increase the effective LET to +/- 8x the incident LET for this simulation l In scaled technologies, the low probability of occurrence offset by: - high number of sensitive volumes (4 Mbit SRAM) - elimination of lower-LET sensitivity via hardening 523 MeV Neon LET = 1.79 MeV/mg/cm 2

Institute for Space and Defense ElectronicsVanderbilt Engineering MURI 05 Kickoff 10 May Secondary (Nuclear) Effects Preliminary Analysis * MRED used for preliminary investigation of potential event sources: l Conceptually simple relative energy deposition experiment l 1x10 8 Monte-Carlo type simulations l Reactions in the interconnect materials result in charge deposition from secondary species in the sensitive volume Oxide OnlyOxide and Metallization W * Warren et al., “The Contribution of Nuclear Reactions to Single Event Upset Cross-Section Measurements in a High-Density SEU Hardened SRAM Technology” accepted to the 2005 NSREC

Institute for Space and Defense ElectronicsVanderbilt Engineering MURI 05 Kickoff 10 May Secondary (Nuclear) Effects Preliminary MRED Results l Nuclear Reactions can produce products greater than 8x in energy deposition than the primary LET l Effect is exacerbated with inter-connect materials (tungsten, aluminum, etc…) Primary LET * Nuclear events only (in 1x10 8 simulations ) High Energy Events

Institute for Space and Defense ElectronicsVanderbilt Engineering MURI 05 Kickoff 10 May Secondary (Nuclear) Effects On-Going Work l Integration of multiple tools Layout TCAD modules MRED (nuclear) l Accurate spatial relationship between sensitive regions and materials l Interconnect material affects the probability of extreme value events l Events must occur near the sensitive region to upset the cell l A step closer to developing a predictive tool

Institute for Space and Defense ElectronicsVanderbilt Engineering MURI 05 Kickoff 10 May Scaling and SEUs “Unconventional” SEE Mechanisms in Technology Nodes Below 100nm: l Charge Sharing Distributed effects l Secondary (nuclear) Reactions Probabilistic effects l Track Size as Large as the Critical Region Spatial effects l Circuit Speed on the order of Collection Dynamics Temporal effects

Institute for Space and Defense ElectronicsVanderbilt Engineering MURI 05 Kickoff 10 May Track Size Issue: l Device dimensions becoming smaller than Commonly assumed radial dimensions for SE charge generation tracks Minority carrier diffusion lengths (even in Drain/Source regions) l Device topology has implications for charge deposition (1) M. L. Alles, et. al., “Considerations for Single Event Effects in Non-Planar Multi-Gate SOI FETs”, submitted for presentation at the 2005 IEEE International SOI Conference. (2) R. Chau et. al., “Advanced Depleted-Substrate Transistors: Single-Gate, Double-Gate, Tri-Gate”, 2002 International Conference on Solid State Devices and Materials (SSDM 2002), Nagoya, Japan. (1) (2)

Institute for Space and Defense ElectronicsVanderbilt Engineering MURI 05 Kickoff 10 May Track Size Preliminary Simulations: l Simulation of an ion hit using 3D TCAD (Alpha Particle, LET=2.4 MeV/mg-cm 2 ) Normal incidence Three locations (Body, Drain, Source) l Response shows much longer time profile vs. direct collection; Potential profile indicates bipolar action Hit to Channel M. L. Alles, et. al., “Considerations for Single Event Effects in Non-Planar Multi-Gate SOI FETs”, submitted for presentation at the 2005 IEEE International SOI Conference. Simulated Tri-gate device based on: J Choi et. al., IEDM Technical Digest, 647 (2004).

Institute for Space and Defense ElectronicsVanderbilt Engineering MURI 05 Kickoff 10 May Track Size Preliminary Findings: l Hits to Drain (and Source) can lead to notable charge collection Implication for sensitive area Drain and source contribution found to depend on contact placement and size l Energy deposition process in such small devices unclear Convention LET concept may break down We will study this with detailed simulations (MRED) Accurate TCAD modeling (FLOODS) M. L. Alles, et. al., “Considerations for Single Event Effects in Non-Planar Multi-Gate SOI FETs”, submitted for presentation at the 2005 IEEE International SOI Conference.

Institute for Space and Defense ElectronicsVanderbilt Engineering MURI 05 Kickoff 10 May Scaling and SEUs “Unconventional” SEE Mechanisms in Technology Nodes Below 100nm: l Charge Sharing Distributed effects l Secondary (nuclear) Reactions Probabilistic effects l Track Size as Large as the Critical Region Spatial effects l Circuit Speed on the order of Collection Dynamics Temporal effects

Institute for Space and Defense ElectronicsVanderbilt Engineering MURI 05 Kickoff 10 May Circuit Speed Issue: l GHz circuitry have response dynamics on the same order as charge collection transient profiles l In these cases, SE transients are indistinguishable from legitimate signals l Some hardening techniques are ineffective l Dynamic modeling required l Detailed SE charge collection profiles are needed

Institute for Space and Defense ElectronicsVanderbilt Engineering MURI 05 Kickoff 10 May Conclusions An understanding of SEE in emerging, scaled technologies (SiGe, ultra-small CMOS and 3-d SOI) constructed with novel materials systems (strained Si, alternative dielectrics, new metallizations) requires : l Improved physical models for ion interaction with materials other than Si l Detailed SE track structure models l Improved understanding of nuclear reaction effects l Improved device physics for mixed-mode modeling l Improved understanding of parasitic charge collection