Presentation is loading. Please wait.

Presentation is loading. Please wait.

Central Processing Unit (CPU). Concetti Operativi di Base MEMORIAMEMORIA Unità di controllo ALU R0R0 R1R1 R n-1 MDRMDR MARMAR PCPC IRIR I1: Load Op1,R1.

Similar presentations


Presentation on theme: "Central Processing Unit (CPU). Concetti Operativi di Base MEMORIAMEMORIA Unità di controllo ALU R0R0 R1R1 R n-1 MDRMDR MARMAR PCPC IRIR I1: Load Op1,R1."— Presentation transcript:

1 Central Processing Unit (CPU)

2 Concetti Operativi di Base MEMORIAMEMORIA Unità di controllo ALU R0R0 R1R1 R n-1 MDRMDR MARMAR PCPC IRIR I1: Load Op1,R1 I2: Load Op2,R0 I3: Add R1,R0 I4: Store R0,Ris MDR = Memory Data Register MAR = Memory Address Register PC = Program Counter IR = Instruction Register ….. CPU

3 Concetti Operativi di Base MEMORIAMEMORIA Unità di controllo ALU R0R0 R1R1 R n-1 MDRMDR MARMAR PCPC IRIR I1: Load Op1,R1 I2: Load Op2,R0 I3: Add R1,R0 I4: Store R0,Ris MDR = Memory Data Register MAR = Memory Address Register PC = Program Counter IR = Instruction Register ….. CPU

4 Concetti Operativi di Base MEMORIAMEMORIA Unità di controllo ALU R0R0 R1R1 R n-1 MDRMDR MARMAR PCPC IRIR I1: Load Op1,R1 I2: Load Op2,R0 I3: Add R1,R0 I4: Store R0,Ris MDR = Memory Data Register MAR = Memory Address Register PC = Program Counter IR = Instruction Register ….. CPU

5 Concetti Operativi di Base MEMORIAMEMORIA Unità di controllo ALU R0R0 R1R1 R n-1 MDRMDR MARMAR PCPC IRIR I1: Load Op1,R1 I2: Load Op2,R0 I3: Add R1,R0 I4: Store R0,Ris MDR = Memory Data Register MAR = Memory Address Register PC = Program Counter IR = Instruction Register ….. CPU

6 Concetti Operativi di Base MEMORIAMEMORIA Unità di controllo ALU R0R0 R1R1 R n-1 MDRMDR MARMAR PCPC IRIR I1: Load Op1,R1 I2: Load Op2,R0 I3: Add R1,R0 I4: Store R0,Ris MDR = Memory Data Register MAR = Memory Address Register PC = Program Counter IR = Instruction Register ….. CPU

7 Concetti Operativi di Base MEMORIAMEMORIA Unità di controllo ALU R0R0 R1R1 R n-1 MDRMDR MARMAR PCPC IRIR I1: Load Op1,R1 I2: Load Op2,R0 I3: Add R1,R0 I4: Store R0,Ris MDR = Memory Data Register MAR = Memory Address Register PC = Program Counter IR = Instruction Register ….. CPU

8 Concetti Operativi di Base MEMORIAMEMORIA Unità di controllo ALU R0R0 R1R1 R n-1 MDRMDR MARMAR PCPC IRIR I1: Load Op1,R1 I2: Load Op2,R0 I3: Add R1,R0 I4: Store R0,Ris MDR = Memory Data Register MAR = Memory Address Register PC = Program Counter IR = Instruction Register ….. CPU

9 Concetti Operativi di Base MEMORIAMEMORIA Unità di controllo ALU R0R0 R1R1 R n-1 MDRMDR MARMAR PCPC IRIR I1: Load Op1,R1 I2: Load Op2,R0 I3: Add R1,R0 I4: Store R0,Ris MDR = Memory Data Register MAR = Memory Address Register PC = Program Counter IR = Instruction Register ….. CPU

10 Concetti Operativi di Base MEMORIAMEMORIA Unità di controllo ALU R0R0 R1R1 R n-1 MDRMDR MARMAR PCPC IRIR I1: Load Op1,R1 I2: Load Op2,R0 I3: Add R1,R0 I4: Store R0,Ris MDR = Memory Data Register MAR = Memory Address Register PC = Program Counter IR = Instruction Register ….. CPU

11 Concetti Operativi di Base MEMORIAMEMORIA Unità di controllo ALU R0R0 R n-1 MDRMDR MARMAR PCPC IRIR I1: Load Op1,R1 I2: Load Op2,R0 I3: Add R1,R0 I4: Store R0,Ris MDR = Memory Data Register MAR = Memory Address Register PC = Program Counter IR = Instruction Register ….. CPU R1R1

12 Concetti Operativi di Base MEMORIAMEMORIA Unità di controllo ALU R0R0 R1R1 R n-1 MDRMDR MARMAR PCPC IRIR I1: Load Op1,R1 I2: Load Op2,R0 I3: Add R1,R0 I4: Store R0,Ris MDR = Memory Data Register MAR = Memory Address Register PC = Program Counter IR = Instruction Register ….. CPU

13 Operazioni effettuate dalla CPU 1.Prelevare il contenuto della Memoria e spostarlo in un registro 2.Memorizzare il contenuto di un registro in memoria 3.Copiare il contenuto di un registro in un altro registro 4.Eseguire una operazione logico-aritmetica e memorizzare il risultato in un registro

14 CPU PC MAR MDR Y Z Unità di Controllo IR R0 Rn TEMP ….. Segnali di controllo.... ALU Add Sub Xor Linee Contr. ALU Carry-in BUS CPU

15 CPU R0 Y Z ALU Carry-in BUS CPU … 0123c1c2 01n … … … Rin Rout

16 CPU R0 Y Z ALU Carry-in BUS CPU … 0123c1c2 01n … … … Rin Rout 0 S R Rin Rout Q Q

17 Esecuzione di una operazione ADD (R3), R1 1.Pc out, Mar in, Read, Clear Y, Set Carry-in ALU,Add, Z in 2.Z out, Pc in, WMFC 3.Mdr out, Ir in 4.R3 out, Mar in, Read 5.R1 out, Y in, WMFC 6.Mdr out, Add, Z in 7.Z out, R1 in, End

18 Controllo Cablato Codificatore Decodificatore Istruzioni IRIR Decodificatore Passi Contatore passi di controllo Flag Stato Codici condizione Clock CLK Reset RunEnd Segnali di controllo T1T1 ….. TnTn Add Sub Xor

19 Generazione segnale Z in Z in = T 1 + T 6 ADD + T 5 BR + ….. T6T6 T5T5 T1T1 ADD BR Z in

20 Operazioni in Memoria Read Write J K Q Q J K Q Q ClockWMFC MFC MR MW Contatore Passi RUN

21 Da controllo cablato a Microprogrammato ADD R1,(R3) 1.Pc out, Mar in, Read, 2.Y in, Set Carry-in ALU,Add, Z in 3.Z out, Pc in, WMFC 4.Mdr out, Ir in 5.R3 out, Mar in, Read 6.R1 out, Y in, WMFC 7.Mdr out, Add, Z in 8.Z out, R1 in, End

22 Controllo Microprogrammato Generatore indirizzi Di partenza e Salto Flag Stato Codici condizione IR PC Memoria di controllo Segnali di controllo Clock


Download ppt "Central Processing Unit (CPU). Concetti Operativi di Base MEMORIAMEMORIA Unità di controllo ALU R0R0 R1R1 R n-1 MDRMDR MARMAR PCPC IRIR I1: Load Op1,R1."

Similar presentations


Ads by Google