Presentation is loading. Please wait.

Presentation is loading. Please wait.

CMOS Transistors. Outline Qualitative Description of CMOS Transistor g m /I D Design Biasing a transistor Using g m /I D Approach Design Using Cadence.

Published byKamryn Holifield Modified over 9 years ago

Similar presentations

Presentation on theme: "CMOS Transistors. Outline Qualitative Description of CMOS Transistor g m /I D Design Biasing a transistor Using g m /I D Approach Design Using Cadence."— Presentation transcript:

1 CMOS Transistors

2 Outline Qualitative Description of CMOS Transistor g m /I D Design Biasing a transistor Using g m /I D Approach Design Using Cadence

3 A Crude Metal Oxide Semiconductor (MOS) Device P-Type Silicon is slightly conductive. Positive charge attract negative charges to interface between insulator and silicon. A conductive path is created If the density of electrons is sufficiently high. Q=CV. V2 causes movement of negative charges, thus current. V1 can control the resistivity of the channel. The gate draws no current!

4 An Improved MOS Transistor n+ diffusion allows electrons move through silicon. (provide electrons)(drain electrons)

5 Typical Dimensions of MOSFETs These diode must be reversed biased. tox is made really thin to increase C, therefore, create a strong control of Q by V.

6 A Closer Look at the Channel Formulation Need to tie substrate to GND to avoid current through PN diode. Positive charges repel the holes creating a depletion region, a region free of holes. Free electrons appear at VG=VTH. VTH=300mV to 500 mV (OFF)(ON)

7 Channel Resistance As VG increases, the density of electrons increases, the value of channel resistance changes with gate voltage.

8 Drain Current as a function of Drain Voltage Resistance determined by VG.

9 Drain Current as a function of Gate Voltage Higher VG leads to a lower channel resistance, therefore larger slope.

10 Length Dependence The resistance of a conductor is proportional to the length.

11 Dependence on Oxide Thickness Q=CV C is inversely proportional to 1/tox. Lower Q implies higher channel resitsance.

12 Width Dependence The resistance of a conductor is inversely proportional to the cross section area. A larger device also has a larger capacitance!

13 Channel Pinch Off Q=CV – V=VG-V OXIDE-Silicon V OXIDE-Silicon can change along the channel! Low V OXIDE-Silicon implies less Q.

14 VG-VD is sufficiently large to produce a channel VG-VD is NOT sufficiently large to produce a channel No channel Electrons are swept by E to drain. Drain can no longer affect the drain current!

15 Regions No channel (No Dependence on VDS)

16 Determination of Region How do you know whether a transistor is in the linear region or saturation region? – If VDS>(VGS-VTH) and VGS>VTH, then the device is in the saturation region. – If VDS VTH, then the device is in the linear region.

17 Graphical Illustration

18 Limited VDS Dependence During Saturation As VDS increase, effective L decreases, therefore, ID increases.

19 Pronounced Channel Length Modulation in small L

20 Transconductance As a voltage-controlled current source, a MOS transistor can be characterized by its transconductance: It is important to know that

21 What Happens to g m /I D when W and I D are doubled ?

22 Body Effect The threshold voltage will change when VSB=0!

23 Experimental Data of Body Effect The threshold voltage will increase when VSB increases.

24 Small Signal Model for NMOS Transistor

25 PMOS Transistor

26 IV Characteristics of a PMOS

27 Small Signal Model of PMOS

28 Small Signal Model of NMOS

29 g m /I D Design Approach

30 g m /I D Design Flow Specs Design Equations (Analytical ) g m /I d Data Set (Emprical) g m /I D Design Optimization W/L Ratios (F. Silveira, JSSC, 1996.)

31 Intuition g m g ds g m /I D g m /g ds 2g m 2g ds g m /I D g m /g ds 2g m 2g ds g m /I D g m /g ds

32 g m /I D Data Set g m /g ds g m /g mbs I D /W C gd /C gg C gs /C gg ….more (F. Silveira, JSSC, 1996.)

33 Design Example

34 Calculation (gm is determined) Initially assume that g m r o is large!

35 gm/gds (50)

36 Current Density

37 Biasing an MOS Transistor Using g m /I D technique Section 7.1 J.Ou Sonoma State Univeristy

38 Basic Analysis Use 1.2 V (Modified Ex 7.1)

39 Design Equations

40 Assumption: VDD=1.2 V Transistor Information: Type: 120 nm Specify VDS Note var1_1 is ‘vsd’ if pmos is used Note var2_1 is ‘vns’ if nmos is used. In this example, is initially unknown, so we will assume that it is 0.0

41 Interpolation Since the database base can not be so large as to keep all possible values of vds/vsb, we have to interpolate based on existing values, which are available On 0.1 V interval. Current release: need to enter inBias <= the minVar1 and maxVar1. minVar=maxVar-0.1

42 Browse Database dBrowse2D(25, 'pfet', '15.0u', 'vsd', 0.3, 0.4, 0.353, 'vns', 0.5, 0.6, 0.577, 'vth') Variable name=dBrowse2D(gmoverid, type, length, var1, minVar1, maxVar1,inBias1, var2, minVar2, maxVar2,inBias2, ‘parameter’ ) Valid parameters: gmovergds, gmovergmbs, vth, ft, gmoveridft, idoverw, vod, region, fndbderiv cgdovercgg,cddovercgg, cgsovercgg, csbovercgg, cdbovercgg, ron, vdsat, rseff, rdeff type: nfet, pfet length: {'120n' '180n' '250n' '350n' '600n' '800n' '1.0u' '2.0u' '3.0u' '4.0u' '5.0u' '6.0u' '7.0u' '8.0u' '9.0u' '10.0u' '15.0u' '20.0u'} (text string)

43 Iteration Start with – length=‘120nm’ – gmoverid=20 – VDS=VDD/2, VSB=0 Calculate – vod_1 – vth_ – vgs_1 – vx (gate voltage) – vs (source voltage) – ID – Idoverw – W – RD – Vd – Vds=Vd-Vs

44 Iteration Example

45 Design Iterations Iteratio n VSIDSWRDVds 00.1 V392uA53.06 um 1.529K ohms 0.207 V 10.321322 uA45.16 um 1.89 Kohms 0.278 V 20.340340.4 uA 46.86 um 1.762 Kohms 0.259 30.335335 uA46.441.788 Kohms 0.265

46 Matlab & Simulation ParametersMatlabCadence W46.56 um46 um Vx0.857 V ids336.8 uA339 uA gm6.7 mS6.80 mS gm/ids19.9420.05 Vs0.336 V0.339 V Vd0.6 V0.593 V Vds0.263 V0.257V Vth0.5 V0.497 V

47 Circuit Design Using Cadence J.Ou

48 Start Cadence

49 Create New Cellview

50 Add Instance

51 Add a Resistor

52 Add Ground

53 Add Power

54 Add Wire

55 Done!

56 Start ADE L

57 Start DC Analysis

58 Netlist and Run

59 Annotate DC Node Voltages

60 Model Library Setup

61 DC Voltage Annotated

62 Component Display

63 Display DC Operating Point Click on the device to display values!

64 Save State

Download ppt "CMOS Transistors. Outline Qualitative Description of CMOS Transistor g m /I D Design Biasing a transistor Using g m /I D Approach Design Using Cadence."

Similar presentations

MICROWAVE FET Microwave FET : operates in the microwave frequencies

MICROWAVE FET Microwave FET : operates in the microwave frequencies
Basic MOS Device Physics

Basic MOS Device Physics
Physical structure of a n-channel device:

Physical structure of a n-channel device:
(Neil weste p:- 41- 91).  A MOS transistor is a majority-carrier device, in which the current in a conducting channel between the source and the drain.

(Neil weste p: ).  A MOS transistor is a majority-carrier device, in which the current in a conducting channel between the source and the drain.
Chapter 6 The Field Effect Transistor

Chapter 6 The Field Effect Transistor
Introduction to CMOS VLSI Design Lecture 3: CMOS Transistor Theory David Harris Harvey Mudd College Spring 2004.

Introduction to CMOS VLSI Design Lecture 3: CMOS Transistor Theory David Harris Harvey Mudd College Spring 2004.
Introduction to CMOS VLSI Design Lecture 5 CMOS Transistor Theory

Introduction to CMOS VLSI Design Lecture 5 CMOS Transistor Theory
VLSI Design CMOS Transistor Theory. EE 447 VLSI Design 3: CMOS Transistor Theory2 Outline Introduction MOS Capacitor nMOS I-V Characteristics pMOS I-V.

VLSI Design CMOS Transistor Theory. EE 447 VLSI Design 3: CMOS Transistor Theory2 Outline Introduction MOS Capacitor nMOS I-V Characteristics pMOS I-V.
Lecture 11: MOS Transistor

Lecture 11: MOS Transistor
Introduction to VLSI Circuits and Systems, NCUT 2007 Chapter 6 Electrical Characteristic of MOSFETs Introduction to VLSI Circuits and Systems 積體電路概論 賴秉樑.

Introduction to VLSI Circuits and Systems, NCUT 2007 Chapter 6 Electrical Characteristic of MOSFETs Introduction to VLSI Circuits and Systems 積體電路概論 賴秉樑.
10/8/2004EE 42 fall 2004 lecture 171 Lecture #17 MOS transistors MIDTERM coming up a week from Monday (October 18 th ) Next Week: Review, examples, circuits.

10/8/2004EE 42 fall 2004 lecture 171 Lecture #17 MOS transistors MIDTERM coming up a week from Monday (October 18 th ) Next Week: Review, examples, circuits.
EE415 VLSI Design The Devices: MOS Transistor [Adapted from Rabaey’s Digital Integrated Circuits, ©2002, J. Rabaey et al.]

EE415 VLSI Design The Devices: MOS Transistor [Adapted from Rabaey’s Digital Integrated Circuits, ©2002, J. Rabaey et al.]
Lecture #16 OUTLINE Diode analysis and applications continued

Lecture #16 OUTLINE Diode analysis and applications continued
Introduction to CMOS VLSI Design Lecture 3: CMOS Transistor Theory

Introduction to CMOS VLSI Design Lecture 3: CMOS Transistor Theory
The metal-oxide field-effect transistor (MOSFET)

The metal-oxide field-effect transistor (MOSFET)
Chapter 5 – Field-Effect Transistors (FETs)

Chapter 5 – Field-Effect Transistors (FETs)
Introduction to CMOS VLSI Design Lecture 3: CMOS Transistor Theory David Harris Harvey Mudd College Spring 2004 from CMOS VLSI Design A Circuits and Systems.

Introduction to CMOS VLSI Design Lecture 3: CMOS Transistor Theory David Harris Harvey Mudd College Spring 2004 from CMOS VLSI Design A Circuits and Systems.
11/3/2004EE 42 fall 2004 lecture 271 Lecture #27 MOS LAST TIME: NMOS Electrical Model – Describing the I-V Characteristics – Evaluating the effective resistance.

11/3/2004EE 42 fall 2004 lecture 271 Lecture #27 MOS LAST TIME: NMOS Electrical Model – Describing the I-V Characteristics – Evaluating the effective resistance.
Week 8b OUTLINE Using pn-diodes to isolate transistors in an IC

Week 8b OUTLINE Using pn-diodes to isolate transistors in an IC
Chap. 5 Field-effect transistors (FET) Importance for LSI/VLSI –Low fabrication cost –Small size –Low power consumption Applications –Microprocessors –Memories.

Chap. 5 Field-effect transistors (FET) Importance for LSI/VLSI –Low fabrication cost –Small size –Low power consumption Applications –Microprocessors –Memories.

Similar presentations

Ads by Google