© 2001 By Default! A Free sample background from www.pptbackgrounds.fsnet.co.uk Slide 1 Optical Ethernet Design Receiver Group G1 David Gewertz Ryan Baldwin.

Slides:



Advertisements
Similar presentations
6-k 43-Gb/s Differential Transimpedance-Limiting Amplifiers with Auto-zero Feedback and High Dynamic Range H. Tran 1, F. Pera 2, D.S. McPherson 1, D. Viorel.
Advertisements

Lecture 4: Signal Conditioning
Common Emitter Amplifier. Design Rules V RE should be > 100 mV.
EXTERNAL COMMUNICATIONS DESIGNING AN EXTERNAL 3 BYTE INTERFACE Mark Neil - Microprocessor Course 1 External Memory & I/O.
[ 1 ] LVDS links Servizio Elettronico Laboratori Frascati INFN - Laboratori Nazionali di Frascati G. Felici LVDS links.
Gigabit Ethernet Group 1 Harsh Sopory Kaushik Narayanan Nafeez Bin Taher.
Laser Shoot-Out Game By Steven Noto and Laura Miller Advisor: Steven Gutschlag April 4, 2000 Senior Project Status Report 2.
Low-Noise Trans-impedance Amplifiers (TIAs) for Communication System Jie Zou Faculty Advisor: Dr. Kamran Entesari, Graduate Advisor: Sarmad Musa Department.
SNIFFER CARD for PCI-express channel
Fiber-Optic Communications
PH4705/ET4305: Instrumentation Amp Our sensor will be connected to some kind of measurement system either directly, diag. 1, or as a bridge circuit diag.
ECE 4006 Senior Design Project Talal Mohamed Jafaar Ibrahima Bela Sow Mohammad Faisal Zaman Bringing Gigabit Ethernet to the Masses Supervisor: Dr. Martin.
High-Speed Circuits & Systems Laboratory Electronic Circuits for Optical Systems : Transimpedance Amplifier (TIA) Jin-Sung Youn
© 2001 By Default! A Free sample background from Slide 1 Gigabit Optical Ethernet ECE 4006C – Spring 2002 – G1 Team Ryan.
Chapter 33 Alternating Current Circuits CHAPTER OUTLINE 33.1 AC Sources 33.2 Resistors in an AC Circuit 33.3 Inductors in an AC Circuit 33.4 Capacitors.
Senior Design 4006C Group G7 Design Presentation 1394b – Receiver The new generation of FireWire. Luke Starnes (gte874d) Aparna Trimurty (gt9794a) Jeff.
February 2004 Charles A. DiMarzio, Northeastern University ECEG287 Optical Detection Course Notes Part 9: Detector as a Circuit Element Profs.
Progress Report of Gigabit Ethernet Design ECE 4006A October 18, 2001 Ashley Lee Shaun Rosemond.
Gigabit Ethernet – IEEE 802.3z The Choice of a New Generation ECE 4006c G2- Gigabit Ethernet Intel/Agilent TX Javier Alvarez, gte006r Astou Thiongane,
Gigabit Ethernet EE 164 Group 2 – Presentation 7 Ungtae Lee April 8th 2004.
1HSSPG Georgia Tech High Speed Image Acquisition System for Focal-Plane-Arrays Doctoral Dissertation Presentation by Youngjoong Joo School of Electrical.
A 30-GS/sec Track and Hold Amplifier in 0.13-µm CMOS Technology
Transistor Amplifiers
ECE 477 DESIGN REVIEW TEAM 2  FALL 2011 Members: Bo Yuan, Yimin Xiao, Yang Yang, Jintao Zhang.
October 31st, 2005CSICS Presentation1 A 1-Tap 40-Gbps Decision Feedback Equalizer in a  m SiGe BiCMOS Technology Adesh Garg, Anthony Chan Carusone.
Digitization When data acquisition hardware receives an analog signal it converts it to a voltage. An A/D (analog-to-digital) converter then digitizes.
Senior Design 4006C Group G7 Final Report 1394b – Receiver The new generation of FireWire. Luke Starnes (gte874d) Aparna Trimurty (gt9794a) Jeff Schlipf.
© 2001 By Default! A Free sample background from Slide 1 Optical Ethernet Design Results Status Presentation Receiver Group.
Sales Training 3/14/2013 Owner : SAYD Cypress Confidential IDT ICS8543 vs. Cypress CY2DL1504 Clock distribution in Router applications Clock signals delivered.
B.Satyanarayana, TIFR, Mumbai. Architecture of front-end ASIC INO Collaboration Meeting VECC, Kolkata July 11-13, Amp_out 8:1 Analog Multiplexer.
An Unobtrusive Debugging Methodology for Actel AX and RTAX-S FPGAs Jonathan Alexander Applications Consulting Manager Actel Corporation MAPLD 2004.
Design of Digital-to-Analog Converter Qin Chen Yong Wang Dept. of Electrical Engineering Mar. 14th, 2006 EE597G Presentation:
ECE4006 – Final Presentation Group 6, Spring 2003 Gigabit Ethernet Vikas Parekh.
Final Report 1394b:Optoelectronic Data Communications Group G9: Tiffany Lovett, gte291r Tornya Moore, gte668r Mareisha Winters, gte824t ECE 4006C April.
Optical Gigabit Ethernet Group 4 Presentation 3 February 10, 2005 David Larado.
Optical Gigabit Ethernet Group F.O.R.E. Final Presentation Chris Abbott, Ronen Adato, David Larado 4/21/2005.
ECE 135 Final Presentation The Three … aka Pat Cleary with Kevin Parker & Bryan Chavez April 21 st, 2005 April 21 st, 2005.
Design of Digital-to-Analog Converter Qin Chen Yong Wang Dept. of Electrical Engineering Feb. 6th, 2006 EE597G Presentation:
Acquisition Crate Design BI Technical Board 26 August 2011 Beam Loss Monitoring Section William Vigano’ 26 August
1394b Gigabit Ethernet The transmitter Group (G8) Design Proposal Mubin Ansari Zubair P. Siddiqui February 14, 2002.
Gigabit Ethernet – Design Plan ECE 4006 Harsh Sopory Kaushik Narayanan Nafeez Bin Taher.
Lecture 4: Signal Conditioning
1 Preparation to test the Versatile Link in a point to point configuration 1.Versatile Link WP 1.1: test the Versatile Link in a point to point (p2p) configuration.
Intel/Agilent OE Group Karen Cano Scott Henderson Di Qian.
High Speed Digital Systems Lab Spring/Winter 2010 Project definition Instructor: Rolf Hilgendorf Students: Elad Mor, Ilya Zavolsky Integration of an A/D.
Gigabit Ethernet – IEEE 802.3z The Choice of a New Generation Status Presentation ECE 4006c G2- Gigabit Ethernet Intel/Agilent TX Javier Alvarez, gte006r.
Task List  Group management plan  Background studies  Link budget: optical/electrical  Build, test learning Rx board  Order components for transceiver.
J. Ye SMU Joint ATLAS-CMS Opto-electronics working group, April 10-11, 2008 CERN 1 Test Results on LOC1 and Design considerations for LOC2 LOC1 test results:
Gigabit Ethernet: An Affordable Solution Preliminary Design G4 Gaurav Asthana James Denaro.
Status Presentation Group 7: 1394b Receiver Aparna Trimurty Stancil Starnes Jeff Shlipf March 28th, 2002.
ECE 135 – Group 3 Presentation 4 Bryan Chavez with Pat Cleary & Kevin Parker February 10 th, 2005 February 10 th, 2005.
By: Devon Schmidt & Kyle Da Rif Instructor: Stanislaw Legowski Senior Design 2012/2013.
M. Atef, Hong Chen, and H. Zimmermann Vienna University of Technology
Jitter and BER measurements on the CuOF prototype G. Dellacasa, G. Mazza – INFN Torino CMS Muom Barrel Workshop CERN, February 25th, 2011.
Status report 2011/7/28 Atsushi Nukariya. Progress Progresses are as follows. 1. FPGA -> Analyze data from FPGA, and some revise point is found. 2. Software.
Optical Gigabit Ethernet Group 4 February 3, 2005 Ronen Adato.
High Gain Transimpedance Amplifier with Current Mirror Load By: Mohamed Atef Electrical Engineering Department Assiut University Assiut, Egypt.
Gigabit Ethernet – IEEE 802.3z The Choice of a New Generation Design Presentation ECE 4006c G2- Gigabit Ethernet Intel/Agilent TX Javier Alvarez, gte006r.
ECE 445 Smart Window Responding System
Gigabit Ethernet An Affordable Solution
Readout electronics for aMini-matrix DEPFET detectors
Optical Gigabit Ethernet
OptiSystem applications: Optical receiver analysis (PIN-TIA-LA)
Σ-D Analog to Digital Converter for CMOS Image Sensors Nonu Singh (RIT, MicroE Co-Op) Background After fabricating an imaging sensor it needs to be characterized.
Enhancing and Implementing an Improved Gigabit Ethernet Card
1394b Design for Gigabit Optoelectronic Data Communication
Receiver Circuit Testing
32Gb/s BERT MP1800A 김왕수, 정현용, 권대현.
Receiver Circuit Testing
Data Transmission System Digital Design Chris Langley NRAO
Presentation transcript:

© 2001 By Default! A Free sample background from Slide 1 Optical Ethernet Design Receiver Group G1 David Gewertz Ryan Baldwin Geoffrey Sizemore Presented : February 14, 2002

© 2001 By Default! A Free sample background from Slide 2 Outline Understanding of previous team progress Understanding of previous team progress –removal, redesign, debug Maxim Evalution Kit Maxim Evalution Kit –understand chip functionality and future applications Redesign transeiver for Gigabit Ethernet Redesign transeiver for Gigabit Ethernet –replacement, improvement Testing and verification Testing and verification –BER, compatibility, signal quality

© 2001 By Default! A Free sample background from Slide 3 Previous Team’s Progress Design Team Objectives Design Team Objectives –Separation of optical transceiver from Intel card –Redesign and fabrication of new board containing optical functionality –Reintegration of board with Intel setup –Verification to meet optical ethernet specifications –Use of evaluation kits in further design efforts

© 2001 By Default! A Free sample background from Slide 4 Pitfalls and Resolutions

© 2001 By Default! A Free sample background from Slide 5 Final Circuit Diagram (Fall 2001)

© 2001 By Default! A Free sample background from Slide 6 Maxim Evaluation Kits MAX3266 Evaluation Board Diagram MAX3266 Evaluation Board Diagram Photodiode emulation circuit replaced by photodetector

© 2001 By Default! A Free sample background from Slide 7 Maxim Evaluation Kits Circuit Modifications to Minimize Current Loss Circuit Modifications to Minimize Current Loss –Replacing series resistors and adding a 67-Ohm resistor in parallel

© 2001 By Default! A Free sample background from Slide 8 MAX3266 Board Functionality Photodiode emulation Photodiode emulation –inexpensively mimic the output of a photodetector for chip feature testing Transimpedance Amplifier (TIA) on chip Transimpedance Amplifier (TIA) on chip –converts current to voltage –converts single-ended input to differential output –1 mA p-p input = 250 mV p-p output –10 micro-A p-p input = 2.5 mV p-p output

© 2001 By Default! A Free sample background from Slide 9 Maxim Evaluation Kits MAX3264 Evaluation Board Diagram MAX3264 Evaluation Board Diagram

© 2001 By Default! A Free sample background from Slide 10 MAX3264 Board Functionality Proper termination impedance and series capacitors to maintain voltage regularity Proper termination impedance and series capacitors to maintain voltage regularity Buffer on chip Buffer on chip –maintains integrity of output from TIA Limiting Amplifier on chip Limiting Amplifier on chip –provides 55 dB gain with 1.2 Volt max –low jitter enables higher speeds RMS Power Detection RMS Power Detection

© 2001 By Default! A Free sample background from Slide 11 Testing and Verification BERT BERT –Tektronix GTS 1250 (1250 Mb/s) –desired BER = or 1 error every terabit Example - For a 4 MB MP3, that would be one bit error for every 31,000 songs transferredExample - For a 4 MB MP3, that would be one bit error for every 31,000 songs transferred Tektronix CSA 7xxx Scope Tektronix CSA 7xxx Scope –accurately measures and records Gb eye diagrams –uses specially designed Communications Signal Analyzer software

© 2001 By Default! A Free sample background from Slide 12 Design Single PCB with both chips Single PCB with both chips Interface with other design groups (OE, TX) Interface with other design groups (OE, TX) Interference-free implementation of a single power source to drive all active components Interference-free implementation of a single power source to drive all active components

© 2001 By Default! A Free sample background from Slide 13 Conclusions Gb Ethernet technology has been researched and understood Gb Ethernet technology has been researched and understood Fall 2001 group projects have been studied for increased understanding and legacy development Fall 2001 group projects have been studied for increased understanding and legacy development Maxim data sheets have been analyzed Maxim data sheets have been analyzed Initial research has been completed Initial research has been completed

© 2001 By Default! A Free sample background from Slide 14 Conclusions Next Steps Next Steps –Get previous team’s testbed up and functional –Connect and test Maxim boards –Understand development of a receiver module and implement it using our own design