1 EPICS Transient Recorder Support EPICS Meeting at BESSY May 2002 Marty Kraimer.

Slides:



Advertisements
Similar presentations
Bus Specification Embedded Systems Design and Implementation Witawas Srisa-an.
Advertisements

IT253: Computer Organization
System Integration and Performance
High Speed Data Acquisition Architectures. Some Basic Architectures Non-Buffered (streaming) FIFO Buffered Multiplexed RAM Ping Pong Multiplexed RAM Dual.
BIOS Data for OS Booting Outline Necessary Data for OS Booting System Information APM OS ACPI OS DOS Service Routines Conclusions.
COE 405 VHDL Basics Dr. Aiman H. El-Maleh Computer Engineering Department King Fahd University of Petroleum & Minerals Dr. Aiman H. El-Maleh Computer Engineering.
January 11, Data Format for MICE Trackers Tracker Data Readout Basics Preliminary Tracker Data Format and Suitability for VME Data Transfers. Questions.
Dirk Zimoch, EPICS Collaboration Meeting, Vancouver 2009 Real-Time Data Transfer using the Timing System (Original slides and driver code by Babak Kalantari)
Mice VC Nov 2005Jean-Sébastien GraulichSlide 1 The ADC Problem in MICE o Reminder: Spill, Readout and Digitization o Acquisition Rate vs dead time o Conventional.
Input-output and Communication Prof. Sin-Min Lee Department of Computer Science.
04/18/2007CSCI 315 Operating Systems Design1 Mass Storage Structure Notice: The slides for this lecture have been largely based on those accompanying the.
1 VLPC system and Cosmic Ray test results M. Ellis Daresbury Tracker Meeting 30 th August 2005.
12 GeV Trigger Workshop Session II - DAQ System July 8th, 2009 – Christopher Newport Univ. David Abbott.
20 Feb 2002Readout electronics1 Status of the readout design Paul Dauncey Imperial College Outline: Basic concept Features of proposal VFE interface issues.
Architectural Support for Operating Systems. Announcements Most office hours are finalized Assignments up every Wednesday, due next week CS 415 section.
28 August 2002Paul Dauncey1 Readout electronics for the CALICE ECAL and tile HCAL Paul Dauncey Imperial College, University of London, UK For the CALICE-UK.
I/O Hardware n Incredible variety of I/O devices n Common concepts: – Port – connection point to the computer – Bus (daisy chain or shared direct access)
A Brief Overview of LabVIEW Data Acquisition (DAQ)
 2003 Micron Technology, Inc. All rights reserved. Information is subject to change without notice. High Performance Next­ Generation Memory Technology.
1 Input/Output Chapter 3 TOPICS Principles of I/O hardware Principles of I/O software I/O software layers Disks Clocks Reference: Operating Systems Design.
04/19/2004CSCI 315 Operating Systems Design1 Mass Storage Structure Notice: The slides for this lecture have been largely based on those accompanying the.
David Nelson STAVE Test Electronics July 1, ATLAS STAVE Test Electronics Preliminary V3 Presented by David Nelson.
OSI and Architecture Independent Device Driver Jim Chen HYTEC ELECTRONICS LIMITED Spring 2013 – Diamond Light Source.
Drew and Bob’s Draft #1 Mechanical: sbc sits inside of 9u card, If SBC is 1 slot, the whole beta system is 1 slot SBC 9u PMC fpga fifos Basic design ideas:
I/O Tanenbaum, ch. 5 p. 329 – 427 Silberschatz, ch. 13 p
Cortex-M3 Debugging System
Tanenbaum & Woodhull, Operating Systems: Design and Implementation, (c) 2006 Prentice-Hall, Inc. All rights reserved OPERATING SYSTEMS DESIGN.
TOF Electronics Qi An Fast Electronics Lab, USTC Sept. 16~17, 2002.
Data Acquisition Software Integration and ADC Characterisation Jack Hobbs 4 th August
E0262 MIS - Multimedia Playback Systems Anandi Giridharan Electrical Communication Engineering, Indian Institute of Science, Bangalore – , India.
Emlyn Corrin, DPNC, University of Geneva EUDAQ Status of the EUDET JRA1 DAQ software Emlyn Corrin, University of Geneva 1.
APS BPM and power supply applications on micro-IOCs W. Eric Norum
Cis303a_chapt06_exam.ppt CIS303A: System Architecture Exam - Chapter 6 Name: __________________ Date: _______________ 1. What connects the CPU with other.
Data Acquisition Data acquisition (DAQ) basics Connecting Signals Simple DAQ application Computer DAQ Device Terminal Block Cable Sensors.
ITEC 502 컴퓨터 시스템 및 실습 Chapter 8-1: I/O Management Mi-Jung Choi DPNM Lab. Dept. of CSE, POSTECH.
Module 10: Monitoring ISA Server Overview Monitoring Overview Configuring Alerts Configuring Session Monitoring Configuring Logging Configuring.
AMCOM MK66 guidance system System interface specifications Rocket management system (Target acquisition system on helicopter) IMU GPS Actuator.
DISTRIBUTED SYSTEMS RESEARCH GROUP CHARLES UNIVERSITY PRAGUE Faculty of Mathematics and Physics Lubomír Bulej Java Performance.
David Abbott - JLAB DAQ group Embedded-Linux Readout Controllers (Hardware Evaluation)
DMA. Transfer Mode The transfer mode describes the way in which the data moves from the hard disk through the interface (IDE/ATA) and to the memory. For.
CEA DSM Irfu Spiral2 Injector diagnostics acquisition based on new hardware Françoise Gougnaud CEA Saclay IRFU - Françoise Gougnaud– Spiral2 Injector Diagnostics.
Integrating EPICS and LabVIEW on Windows using DCOM Freddie Akeroyd ISIS Computing Group.
Alexei SemenovGeneric Digitizer Generic Digitizer 10MHZ 16 bit 6U VME Board.
1 FADC Boards for JPARC-K Preliminary Proposal Mircea Bogdan November 16, 2006.
EPICS EPICS Collaboration Meeting Argonne June 2006 Transient Recording with a uDIMM EPICS Collaboration Meeting: Embedded Controllers Argonne, June 15.
AT91 Memory Interface. 2 Features –Up to 8 programmable chip select lines –Remap Command allows dynamic exception vectors –Glue-less for both 8-bit and.
Fast Fault Finder A Machine Protection Component.
Chapter 5 Input/Output 5.1 Principles of I/O hardware
Sep. 17, 2002BESIII Review Meeting BESIII DAQ System BESIII Review Meeting IHEP · Beijing · China Sep , 2002.
Connecting EPICS with Easily Reconfigurable I/O Hardware EPICS Collaboration Meeting Fall 2011.
New IP Drivers using drvIpac Module Driver:CANopen Carrier Driver:GPFC drvIpac ?? CANopen Tip810 CAN Tip810 mv162GPFCatc40vipc310vipc616 Module driver.
ECE 2799 Electrical and Computer Engineering Design ANALOG to DIGITAL CONVERSION Prof. Bitar Last Update:
Direct Memory Access (DMA). DMA Features  7 independently configurable channels  Software programmable priorities: Very high, High, Medium or Low. 
TPC electronics Status, Plans, Needs Marcus Larwill April
APEX DAQ rate capability April 19 th 2015 Alexandre Camsonne.
Performed By: Tal Goihman & Irit Kaufman Instructor: Mony Orbach Bi-semesterial Spring /04/2011.
1 EPICS Flow of Control: EPICS Workshop at IHEP, Beijing, August 2001 EPICS Flow of Control Marty Kraimer APS.
Data Acquisition System for NPDGamma Nadia Fomin April 4 th, 2008 Bon Appetit!
10/15: Lecture Topics Input/Output –Types of I/O Devices –How devices communicate with the rest of the system communicating with the processor communicating.
OATS - An Example of LCOD Organic Aerosol Thermal desorption chemical ionization mass Spectrometer David Thomson NOAA Aeronomy Lab October 19, 2006 ALARM.
DAQ 1000 Tonko Ljubicic, Mike LeVine, Bob Scheetz, John Hammond, Danny Padrazo, Fred Bieser, Jeff Landgraf.
The World Leader in High Performance Signal Processing Solutions Linux Industrial I/O Subsystem Open Platform Solutions Michael Hennerich.
PHOTOTUBE SCANNING SETUP AT THE UNIVERSITY OF MARYLAND Doug Roberts U of Maryland, College Park.
Requirements gathering
Computer Architecture
May 2002 EPICS Collaboration Meeting Trip Report
UNIT-III Pin Diagram Of 8086
Implementation of nBLM algorithms on IOxOS IFC 1410
Discussion Class 8 User Interfaces.
Kaj Rosengren FPGA Designer – Beam Diagnostics
Presentation transcript:

1 EPICS Transient Recorder Support EPICS Meeting at BESSY May 2002 Marty Kraimer

2 EPICS GenericTransient Recorder GTR u GTR discussed at ICALEPCS 2001 EPICS Meeting u Support for Joerger VTR1012, VTR10010 u Wanted support for VTR10012 and SIS3300 u Initial Goal: Be able to test all four recorders u GTR: Is this a good idea? u Results now u Joerger VTR1012, VTR10010, VTR10012, VRTR10012_8 u Struck SIS3300, SIS3301 u GTR seems like a good idea. u BUT VTR10012 and SIS330x provide additional features that GTR does not support.

3 EPICS Generic Transient Recorder Generic Transient Recorder – Definition u One or more ADCS with common gate, clock, trigger u Memory to record samples u Provides following methods for data collection. u postTrigger – Data sampling starts when trigger occurs. u prePostTrigger (optional) – Data samped continuously into circular buffer. When trigger occurs acquire additional set of samples and stop. u Device specific clock and trigger options. u Supports multiple events (optional)

4 EPICS GTR Support u GTR Support u Generic adl file for controlling a TR. u Generic set of records to control and collect waveforms from TR. u Generic device support. u Generic driver interface for communicating with specific TRs. u Generic driver which calls TR specific drivers. u TR specific drivers for Joerger and Struck TRs. u Other Features? u VTR10012 and SIS330x provide many additional features u Define other interfaces? u Extend GTR – Only if generic!!

5 EPICS GTR Options u Most options provided by TR specific driver u clock – Rates, etc. u trigger – Source, etc. u multiEvent – If TR supports. u numberPTS – Number of post trigger samples u numberPPS – Number of prePost samples = total samples u numberPTE – Number post trigger events u arm – Provided by TR specific driver. Typical options are u disarm u postTrigger u prePostTrigger u autorestart

6 EPICS postTrigger

7 EPICS prePostTrigger

8 EPICS Performance u Testing showed that limit was 1 megaSample/sec. Same limit with and with powerPC. Limit was VME transfers from recorder memory. u Why? This is only 2 megaBytes/sec With a VME bus analyzer we determined that u VTR1012 responded in 190 nanoseconds. u Rest of the overhead was VME interfaces. u Andrew Johnson provided generic DMA interface u Needed for VTR10012_8 u Implemented for MV167 and for MV2700 and MV2100. u Did not time difference between DMA and non DMA

9 EPICS Maximum Throughput u Guess at why 1 megaSample/sec limit (2 megaBytes/sec) u VME max rate is 40 megaBytes/sec. u No Block Transfer => 20 megaByte limit. u 16 rather than 32 bit transfers => 10 megaByte limit. u VME bus interfaces cause additional factor of 5 performance hit. u Solution u VTR10012 and SIS3300 both read with 32 bit transfers. u Perhaps DMA can provide 3 to 5 performance gain u Have not measured performance. u At this point other limits may happen. For sure on mv167. u Limit with VME32 will still be 20 megaSample/sec.