Evolving, Adaptable Visual Processing System Simon Fung-Kee-Fung.

Slides:



Advertisements
Similar presentations
Field Programmable Gate Array
Advertisements

Machine cycle.
FPGA (Field Programmable Gate Array)
Daniel Mange Towards Robust Bio-Inspired Circuits: The Embryonics Approach ECAL’99, Lausanne September 15, 1999.
Multi-cellular paradigm The molecular level can support self- replication (and self- repair). But we also need cells that can be designed to fit the specific.
VHDL - I 1 Digital Systems. 2 «The designer’s guide to VHDL» Peter J. Andersen Morgan Kaufman Publisher Bring laptop with installed Xilinx.
Fall 2012SYSC 5704: Elements of Computer Systems 1 MicroArchitecture Murdocca, Chapter 5 (selected parts) How to read Chapter 5.
1/1/ /e/e eindhoven university of technology Microprocessor Design Course 5Z008 Dr.ir. A.C. (Ad) Verschueren Eindhoven University of Technology Section.
A reconfigurable system featuring dynamically extensible embedded microprocessor, FPGA, and customizable I/O Borgatti, M. Lertora, F. Foret, B. Cali, L.
How Will We Store What We Learn? Chapter 6 Urban and Sustainable Agriculture Group.
Reconfigurable Computing: What, Why, and Implications for Design Automation André DeHon and John Wawrzynek June 23, 1999 BRASS Project University of California.
Zheming CSCE715.  A wireless sensor network (WSN) ◦ Spatially distributed sensors to monitor physical or environmental conditions, and to cooperatively.
Embryonics: A New Methodology for Designing Field-Programmable Gate Arrays with Self-Repair and Self-Replicating Properties Laboratory for Reliable Computing.
Department of Electrical and Computer Engineering Texas A&M University College Station, TX Abstract 4-Level Elevator Controller Lessons Learned.
Hypercomputing With the CORDIC Algorithm
2/23/2009CS50901 Implementing Fault-Tolerant Services Using the State Machine Approach: A Tutorial Fred B. Schneider Presenter: Aly Farahat.
CMOL overview ● CMOS / nanowire / MOLecular hybrids ● Uses combination of Micro – Nano – Nano implements regular blocks (ie memory) – CMOS used for logic,
LabVIEW Design of Digital Integrated Circuits FPGA IC Implantation.
Evolvable Hardware: Brief introduction to the module Andy Tyrrell Department of Electronics B005 -
Mahesh Sukumar Subramanian Srinivasan. Introduction Face detection - determines the locations of human faces in digital images. Binary pattern-classification.
Field Programmable Gate Array (FPGA) Layout An FPGA consists of a large array of Configurable Logic Blocks (CLBs) - typically 1,000 to 8,000 CLBs per chip.
Ontogenetic systems Drawing inspiration from growth and healing processes of living organisms… …and applying them to electronic computing systems Phylogeny.
General FPGA Architecture Field Programmable Gate Array.
EKT303/4 PRINCIPLES OF PRINCIPLES OF COMPUTER ARCHITECTURE (PoCA)
Development in hardware – Why? Option: array of custom processing nodes Step 1: analyze the application and extract the component tasks Step 2: design.
February 12, 1998 Aman Sareen DPGA-Coupled Microprocessors Commodity IC’s for the Early 21st Century by Aman Sareen School of Electrical Engineering and.
Matthew Ziegler CS 851 – Bio-Inspired Computing Evolvable Hardware and the Embryonics Approach.
Reconfigurable Devices Presentation for Advanced Digital Electronics (ECNG3011) by Calixte George.
 The most intelligent device - “Human Brain”.  The machine that revolutionized the whole world – “computer”.  Inefficiencies of the computer has lead.
Self-replication of complex machines. Cellular Self-Replication The molecular FPGA is used to CREATE the array of cells in the first place, before differentiation.
Course material – G. Tempesti Course material will generally be available the day before the lecture Includes.
Reminder Lab 0 Xilinx ISE tutorial Research Send me an if interested Looking for those interested in RC with skills in compilers/languages/synthesis,
Array Synthesis in SystemC Hardware Compilation Authors: J. Ditmar and S. McKeever Oxford University Computing Laboratory, UK Conference: Field Programmable.
Seattle June 24-26, 2004 NASA/DoD IEEE Conference on Evolvable Hardware Self-Repairing Embryonic Memory Arrays Lucian Prodan Mihai Udrescu Mircea Vladutiu.
Introduction to Reconfigurable Computing Greg Stitt ECE Department University of Florida.
Lecture 16: Reconfigurable Computing Applications November 3, 2004 ECE 697F Reconfigurable Computing Lecture 16 Reconfigurable Computing Applications.
“Politehnica” University of Timisoara Course No. 2: Static and Dynamic Configurable Systems (paper by Sanchez, Sipper, Haenni, Beuchat, Stauffer, Uribe)
Mohammadreza Baharani University of Tehran School of Electrical and Computer Engineering Spring 2010 Class presentation for the course: “Custom Implementation.
EE3A1 Computer Hardware and Digital Design
MAPLD 2005/254C. Papachristou 1 Reconfigurable and Evolvable Hardware Fabric Chris Papachristou, Frank Wolff Robert Ewing Electrical Engineering & Computer.
1 - CPRE 583 (Reconfigurable Computing): Reconfigurable Computing Architectures Iowa State University (Ames) Reconfigurable Architectures Forces that drive.
Rinoy Pazhekattu. Introduction  Most IPs today are designed using component-based design  Each component is its own IP that can be switched out for.
COARSE GRAINED RECONFIGURABLE ARCHITECTURES 04/18/2014 Aditi Sharma Dhiraj Chaudhary Pruthvi Gowda Rachana Raj Sunku DAY
Development of Programmable Architecture for Base-Band Processing S. Leung, A. Postula, Univ. of Queensland, Australia A. Hemani, Royal Institute of Tech.,
“Politehnica” University of Timisoara Course Advisor:  Lucian Prodan Evolvable Systems Web Page:   Teaching  Graduate Courses Summer.
ECEn 191 – New Student Seminar - Session 6 Digital Logic Digital Logic ECEn 191 New Student Seminar.
“Politehnica” University of Timisoara Course No. 3: Project E MBRYONICS Evolvable Systems Winter Semester 2010.
Survey of multicore architectures Marko Bertogna Scuola Superiore S.Anna, ReTiS Lab, Pisa, Italy.
Reconfigurable architectures ESE 566. Outline Static and Dynamic Configurable Systems –Static SPYDER, RENCO –Dynamic FIREFLY, BIOWATCH PipeRench: Reconfigurable.
Programmable Logic Device Architectures
1 Advanced Digital Design Reconfigurable Logic by A. Steininger and M. Delvai Vienna University of Technology.
Evolvable Hardware Questions What is it? Why do we want it? Who is it for? How do we get it?
The Third Way: Neither Hardware Nor Software Gordon Brebner Division of Informatics University of Edinburgh.
Ontogenetic hardware Ok, so the Tom Thumb algorithm can self- replicate an arbitrary structure within an FPGA But what kind of structures is it interesting.
1 - CPRE 583 (Reconfigurable Computing): Reconfigurable Computing Architectures Iowa State University (Ames) CPRE 583 Reconfigurable Computing Lecture.
FPGA-Based System Design: Chapter 3 Copyright  2004 Prentice Hall PTR Topics n FPGA fabric architecture concepts.
Thinning Lines Between Software and Hardware Programmable Logic Devices Adam Foust.
A Survey of Fault Tolerant Methodologies for FPGA’s Gökhan Kabukcu
Multi-cellular paradigm The molecular level can support self- replication (and self- repair). But we also need cells that can be designed to fit the specific.
Reconfigurable Computing1 Reconfigurable Computing Part II.
Winter Semester 2010 ”Politehnica” University of Timisoara Course No. 5: Expanding Bio-Inspiration: Towards Reliable MuxTree  Memory Arrays – Part 2 –
Programmable Logic Devices
EEE4084F Digital Systems NOT IN 2017 EXAM Lecture 25
Introduction to Reconfigurable Computing
Anne Pratoomtong ECE734, Spring2002
EEE4084F Digital Systems NOT IN 2018 EXAM Lecture 24X
Islamic University - Gaza
Instructor: Dr. Phillip Jones
Ontogenetic hardware Ok, so the Tom Thumb algorithm can self-replicate an arbitrary structure within an FPGA But what kind of structures is it interesting.
October 29 Review for 2nd Exam Ask Questions! 4/26/2019
Presentation transcript:

Evolving, Adaptable Visual Processing System Simon Fung-Kee-Fung

Background Papers “Lucian Prodan, Gianluca Tempesti, Daniel Mange, André Stauffer, “Biology Meets Electronics: The Path to a Bio- Inspired FPGA”, Proceedings from the 3 rd International Conference on Evolvable Systems: From Biology to Hardware, pp 189 –196, Springer Verlag 2000 Also: –T. Higuchi, M. Iwata, Isamu Kajutani, Hitoshi Iba, Yuji Hirao, Tatsumi Furuya, Bernard Manderick, “Evolvable Hardware and Its Applications to Pattern Recognition and Fault- Tolerant Systems”, Towards Evolvable Hardware: The Evolutionary Engineering Approach, pp , Springer Verlag 1996

Plan Introduction Embryonics Project Conclusions of Authors Relevance to our Project Advantages of Evolvable Hardware

Introduction Adaptive Machines –Plasticity –Vs. Conventional Computer Hardware

Evolvable Hardware Used in development of on-line adaptive machines An example: Embryonics Project

Embryonics Project Embryonics = Embryo + Electronics Goals –Similarity –Effectiveness Ontogenesis: the development of a single organism from a single cell to an adult.

Fundamental Features Multicellular organization Cellular Division Cellular Differentiation

Artificial Cells Simple Processor Set of Instructions Functionality = Parallel operation

Cyclic vs. Addressable Memory Implementation Each cell stores the entire genome Conventional Addressable Memory – relatively complex addressing and decoding logic –Contrary to requirement that cells be as simple as possible

Cyclic Memory In living cells, the genetic information is processed sequentially CM does not require any addressing Data access is similar to how the ribosome processes the genome in a living cell

Artificial Molecules FPGA – a two-dimensional array of programmable logic elements Uniform surface of of programmable elements (our molecules) Can be assigned a function at runtime via a software configuration

Self Repair Cellular Level - Each cell stores the entire genome Molecular Level – All molecules are identical

Conclusions Programmable circuits necessary –Need to vary the cellular structure as a function of the application. –Need to efficiently store the important amount of memory required by a genome- based approach

Relevance Image analysis by FPGAs –Break down using multi-level approach –Each section represents a receptive field Edge Detection –More complex = smaller receptive field –Smaller receptive field = more cells/area System needs to adapt to real-time video

Benefits of Evolvable Hardware Run-time reconfigurability Higher performance than general- purpose processors More flexible than ASICs Customization

THE BIG PICTURE Establish a model of the retina Devise a system that can be used to help certain people with visual impairments see better