Chapter 6 – Digital Electronics – Part 1 1.D (Data) Flip Flops 2.RS (Set-Reset) Flip Flops 3.T Flip Flops 4.JK Flip Flops 5.JKMS Flip Flops Information.

Slides:



Advertisements
Similar presentations
Introduction to Sequential Logic Design Latches. 2 Terminology A bistable memory device is the generic term for the elements we are studying. Latches.
Advertisements

MOHD. YAMANI IDRIS/ NOORZAILY MOHAMED NOOR1 Sequential Circuit Latch & Flip-flop.
CHAPTER 3 Sequential Logic/ Circuits.  Concept of Sequential Logic  Latch and Flip-flops (FFs)  Shift Registers and Application  Counters (Types,
ECE 331 – Digital System Design Latches and Flip-Flops (Lecture #17) The slides included herein were taken from the materials accompanying Fundamentals.
Sequential Logic Latches and Flip-Flops. Sequential Logic Circuits The output of sequential logic circuits depends on the past history of the state of.
Sequential Circuits1 DIGITAL LOGIC DESIGN by Dr. Fenghui Yao Tennessee State University Department of Computer Science Nashville, TN.
Sequential Logic Latches & Flip-flops
1 Sequential Circuits –Digital circuits that use memory elements as part of their operation –Characterized by feedback path –Outputs depend not only on.
Nonlinear & Neural Networks LAB. CHAPTER 11 LATCHES AND FLIP-FLOPS 11.1Introduction 11.2Set-Reset Latch 11.3Gated D Latch 11.4Edge-Triggered D Flip-Flop.
Sequential Circuits : Part I Read Sections 5-1, 5-2, 5-3.
Circuits require memory to store intermediate data
EET 1131 Unit 10 Flip-Flops and Registers
EKT 124 / 3 DIGITAL ELEKTRONIC 1
Chapter 10 Flip-Flops and Registers Copyright ©2006 by Pearson Education, Inc. Upper Saddle River, New Jersey All rights reserved. William Kleitz.
Sequential circuit Digital electronics is classified into combinational logic and sequential logic. In combinational circuit outpus depends only on present.
Sequential Logic Flip-Flops and Related Devices Dr. Rebhi S. Baraka Logic Design (CSCI 2301) Department of Computer Science Faculty.
EECC341 - Shaaban #1 Lec # 13 Winter Sequential Logic Circuits Unlike combinational logic circuits, the output of sequential logic circuits.
Homework Reading Machine Projects Labs Tokheim Chapter 9.1 – 9.6
ENGIN112 L20: Sequential Circuits: Flip flops October 20, 2003 ENGIN 112 Intro to Electrical and Computer Engineering Lecture 20 Sequential Circuits: Flip.
CS 151 Digital Systems Design Lecture 20 Sequential Circuits: Flip flops.
Fall 2007 L16: Memory Elements LECTURE 16: Clocks Sequential circuit design The basic memory element: a latch Flip Flops.
Chapter 3: Sequential Logic Circuit EKT 121 / 4 ELEKTRONIK DIGIT 1.
Flip Flops. Clock Signal Sequential logic circuits have memory Output is a function of input and present state Sequential circuits are synchronized by.
ETE Digital Electronics Latches and Flip-Flops [Lecture:12] Instructor: Sajib Roy Lecturer, ETE, ULAB.
Objectives: Given input logice levels, state the output of an RS NAND and RS NOR. Given a clock signal, determine the PGT and NGT. Define “Edge Triggered”
Astable: Having no stable state. An astable multivibrator oscillates between two quasistable states. Asynchronous Having no fixed time relationship Bistable.
1 Sequential Circuit Latch & Flip-flop. 2 Contents Introduction Memory Element Latch  SR latch  D latch Flip-flop  SR flip-flop  D flip-flop  JK.
COE 202: Digital Logic Design Sequential Circuits Part 1
Eng. Mohammed Timraz Electronics & Communication Engineer University of Palestine Faculty of Engineering and Urban planning Software Engineering Department.
Flip Flop
EE2174: Digital Logic and Lab Professor Shiyan Hu Department of Electrical and Computer Engineering Michigan Technological University CHAPTER 9 Sequential.
Unit 11 Latches and Flip-Flops Fundamentals of Logic Design By Roth and Kinney.
FLIP FLOP By : Pn Siti Nor Diana Ismail CHAPTER 1.
Company LOGO DKT 122/3 DIGITAL SYSTEM 1 WEEK #12 LATCHES & FLIP-FLOPS.
Sequential Logic Combinatorial components: the output values are computed only from their present input values. Sequential components: their output values.
Synchronous Sequential Circuits by Dr. Amin Danial Asham.
1 COMP541 Sequential Circuits Montek Singh Feb 1, 2012.
Introduction to Sequential Logic
Computer Architecture and Organization Unit -1. Digital Logic Circuits – Logic Gates – Boolean Algebra – Map Simplification – Combinational Circuits –
Flip Flop Chapter 15 Subject: Digital System Year: 2009.
Chapter 10 Flip-Flops and Registers 1. Objectives You should be able to: Explain the internal circuit operation of S-R and gated S-R flip-flops. Explain.
1 Lecture #11 EGR 277 – Digital Logic Ch. 5 - Synchronous Sequential Logic There are two primary classifications of logic circuits: 1.Combinational logic.
© 2009 Pearson Education, Upper Saddle River, NJ All Rights ReservedFloyd, Digital Fundamentals, 10 th ed Digital Logic Design Dr. Oliver Faust.
Synchronous Sequential Logic A digital system has combinational logic as well as sequential logic. The latter includes storage elements. feedback path.
EKT 121 / 4 ELEKTRONIK DIGIT I
Sequential Circuit Latch & Flip-flop. Contents Introduction Memory Element Latch  SR latch  D latch Flip-flop  SR flip-flop  D flip-flop  JK flip-flop.
Chapter5: Synchronous Sequential Logic – Part 1
Synchronous Sequential Circuits by Dr. Amin Danial Asham.
A latch is a temporary storage device that has two stable states (bistable). It is a basic form of memory. The S-R (Set-Reset) latch is the most basic.
Synchronous Sequential Circuits by Dr. Amin Danial Asham.
Dept. of Electrical Engineering
7. Latches and Flip-Flops Digital Computer Logic.
Sequential Logic Circuit Design Eng.Maha Alqubali.
Flip-Flop Flip-flops Objectives Upon completion of this chapter, you will be able to :  Construct and analyze the operation of a latch flip-flop made.
Sequential logic circuits First Class 1Dr. AMMAR ABDUL-HAMED KHADER.
Computer Science 210 Computer Organization
LATCHES AND FLIP-FLOPS
ECEN 248: INTRODUCTION TO DIGITAL SYSTEMS DESIGN
LATCHED, FLIP-FLOPS,AND TIMERS
Flip Flops.
Flip-Flop.
CS1104 – Computer Organization
CISE204: Design of Digital Systems Lecture 18 : Sequential Circuits
Flip Flop.
Computer Science 210 Computer Organization
ECE Digital logic Lecture 16: Synchronous Sequential Logic
Computer Science 210 Computer Organization
FLIP-FLOPS.
Flip-Flops.
Week 11 Flip flop & Latches.
Presentation transcript:

Chapter 6 – Digital Electronics – Part 1 1.D (Data) Flip Flops 2.RS (Set-Reset) Flip Flops 3.T Flip Flops 4.JK Flip Flops 5.JKMS Flip Flops Information Registers

Flip-flop 1)may also refer to the bistable multivibrator, a circuit with two stable states (output). 2)Flip flips are used to store data (or information). 3)Different types of flip flops serve different functions. 4)Flip flops can be defined with characteristic functions.

Flip flips store data on a rising or falling trigger edge. –Example: control input transitions from 0  1, data input appears at output –Data remains stable in the flip flop until next rising edge. Data Storage Lo-Hi Lo-Hi edge Hi-Lo Hi-Lo edge

A clock is a circuit that outputs 0’s and 1’s at specific frequencies A clock

LatchesFF Latches are Level Sensitive Out put is constantly affected by the input as long as enable is assertive. When enabled, their content changes immediately when input changes. sensitive to the duration of pulse and can transfer data until they are switched on. used as temporary buffers. One latch stores one bit of information Main types of latches are SR, D, JK, and T. Flip-Flops are Edge Sensitive. Content changes only either At the rising or falling edge of the enable signal. Enable signal is usually the controlling clock signal. sensitive to signal change (low to high or high to low) and not the level. used as registers. One FF stores one bit of information Main types of flip flops are SR, D, JK, and T. Latches and Flip Flops A clock

The outputs of any single-bit latch or memory are traditionally designated Q and Q'. In a commercial latch circuit, either or both of these may be available for use by other circuits. In any case, the circuit itself is: 1) The Basic RS Latch NAND Latch

NOR Latch

The Clocked RS NAND Latch

The Edge-Triggered RS Flip-Flop Symbols

The D Latch & Flip Flop X 0 Q 0 Q 0 D C Q Q When C is high, D passes from input to output (Q). Lo-Hi Lo-Hi edge Hi-Lo Hi-Lo edge

The D Flip-Flop

C DQ Q’ X 0 Q 0 Q 0 ’ D C Q Q’ Positive edge triggered D Flip-Flop D gets latched to Q on the rising edge of the clock.

The JK Flip-Flop Symbols

Flip flops are powerful storage elements –They can be constructed from gates and latches! D flip flop is simplest and most widely used Asynchronous inputs allow for clearing and presetting the flip flop output Multiple flops allow for data storage –The basis of computer memory! Combine storage and logic to make a computation circuit Next time: Analyzing sequential circuits.

Random-Access Memory Can read and write at any point in memory Implemented using D Flip-Flops Register Used to hold one item of information CPU’s have many registers Clocks A clock is a circuit that outputs 0’s and 1’s at specific frequencies

Negative-Edge-Triggered T Flip-Flop

Latch and Flip-flop Timing