Garbage in Reversible Designs of Multiple Output Functions

Slides:



Advertisements
Similar presentations
University of Queensland
Advertisements

Reversible Gates in various realization technologies
Synthesis of Reversible Synchronous Counters Mozammel H A Khan Department of Computer Science and Engineering, East West University, 43 Mohakhali, Dhaka.
Logic Circuits Design presented by Amr Al-Awamry
ELE 523E COMPUTATIONAL NANOELECTRONICS W3: Quantum Computing, 22/9/2014 FALL 2014 Mustafa Altun Electronics & Communication Engineering Istanbul Technical.
Realization of Incompletely Specified Reversible Functions Manjith Kumar Ying Wang Natalie Metzger Bala Iyer Marek Perkowski Portland Quantum Logic Group.
MULTI-LEVEL GATE NETWORKS
Designing Oracles for Grover Algorithm
GF(4) Based Synthesis of Quaternary Reversible/Quantum Logic Circuits
A Transformation Based Algorithm for Reversible Logic Synthesis D. Michael Miller Dmitri Maslov Gerhard W. Dueck Design Automation Conference, 2003.
Quantum Error Correction SOURCES: Michele Mosca Daniel Gottesman Richard Spillman Andrew Landahl.
Derivatives of Perkowski’s Gate k f2 g h t t De Vos gates  f1f1  A B P Q Feynman gates A B P f 2f 2  C Q R Toffoli gates Q P f 2 A C R B S D 0.
Reversible Computation Computational Group Theory and Circuit Synthesis.
4/25/2006 ELEC7250: Hill 1 Brad Hill ELEC 7250 Logic Simulator.
Cyclic Combinational Circuits Theory Marc D. Riedel California Institute of Technology Marrella splendensCyclic circuit (500 million year old Trilobite)(novel.
Reversible Circuit Synthesis Vivek Shende & Aditya Prasad.
Synthesis and Test of Quantum Circuits Dr. Marek Perkowski and Dr. Xiaoyu Song Quantum Braitenberg Automata Robots use.
Introduction to Reversible Ckts Igor Markov University of Michigan Electrical Engineering & Computer Science.
Engineering Models and Design Methods for Quantum State Machines.
April 25, A Constructive Group Theory based Algorithm for Reversible Logic Synthesis.
Classical and Quantum Circuit Synthesis An Algorithmic Approach.
Design of Regular Quantum Circuits
Minimization Techniques for Reversible Logic Synthesis.
Introduction to Quantum logic (2) Yong-woo Choi.
Fast Spectral Transforms and Logic Synthesis DoRon Motter August 2, 2001.
Charles Kime & Thomas Kaminski © 2008 Pearson Education, Inc. (Hyperlinks are active in View Show mode) Chapter 3 – Combinational Logic Design Part 1 –
Classical Versus Quantum. Goal: Fast, low-cost implementation of useful algorithms using standard components (gates) and design techniques Classical Logic.
Introduction to Digital Logic Design Appendix A of CO&A Dr. Farag
Charles Kime & Thomas Kaminski © 2004 Pearson Education, Inc. Terms of Use (Hyperlinks are active in View Show mode) Terms of Use Lecture 12 – Design Procedure.
Logic gates & Boolean Algebra. Introduction Certain components (called logic elements) of the computer combine electric pulses using a set of rules. Electric.
REVERSIBLE LOGIC SYNTHESIS. Overview of the Presentation 1. Introduction 2. Design of a Reversible Full-adder Circuit.
1 Cost Metrics for Reversible and Quantum Logic Synthesis Dmitri Maslov 1 D. Michael Miller 2 1 Dept. of ECE, McGill University 2 Dept. of CS, University.
1 hardware of quantum computer 1. quantum registers 2. quantum gates.
Gates and Logic Dr John Cowell phones off (please)
1 A Novel Synthesis Algorithm for Reversible Circuits Mehdi Saeedi, Mehdi Sedighi*, Morteza Saheb Zamani {msaeedi, msedighi, aut.ac.ir.
Circuit Simplification Truth Table  Minimized Logic Gates.
Chun-Yao Wang ( 王俊堯 ) 2011/12/16 Department of Computer Science, National Tsing Hua University Hsinchu, Taiwan, R.O.C.
1 EG 32 Digital Electronics Thought for the day You learn from your mistakes..... So make as many as you can and you will eventually know everything.
ELE 523E COMPUTATIONAL NANOELECTRONICS
1  The Problem: Consider a two class task with ω 1, ω 2   LINEAR CLASSIFIERS.
Digital Logic Structures: Chapter 3 COMP 2610 Dr. James Money COMP
Lecture 3 Combinational Circuits
Generating Toffoli Networks from ESOP Expressions Yasaman Sanaee Winter 2009 University of New Brunswick.
Logic Gates M. AL-Towaileb1. Introduction Boolean algebra is used to model the circuitry of electronic devices. Each input and each output of such a device.
CLASSICAL LOGIC SRFPGA layout With I/O pins.
1 Gate Level Minimization EE 208 – Logic Design Chapter 3 Sohaib Majzoub.
Quantum Cost Calculation of Reversible Circuit Sajib Mitra MS/ Department of Computer Science and Engineering University of Dhaka
ECE 2110: Introduction to Digital Systems
WCCI, Vancouver, Canada July 20, 2006 Level Compaction in Quantum Circuits D. Maslov - University of Waterloo, Canada G. W. Dueck - University of New Brunswick,
Online Testable Fault Tolerant Full Adder in Reversible Logic Synthesis Sajib Kumar Mitra MS/ Department of Computer Science and Engineering University.
Quantum Circuit Simplification Using Templates D. Maslov - University of Victoria, Canada G. W. Dueck - UNB, Canada C. Young - University of Victoria,
Templates for Toffoli Network Synthesis by Dmitri Maslov Gerhard W. Dueck Michael D. Miller.
BDD-based Synthesis of Reversible Logic for Large Functions Robert Wille Rolf Drechsler DAC’09 Presenter: Meng-yen Li.
A Synthesis Method for MVL Reversible Logic by 1 Department of Computer Science, University of Victoria, Canada M. Miller 1, G. Dueck 2, and D. Maslov.
Lecture 7 Multi-Level Gate Networks
CHAPTER 7 MULTI-LEVEL GATE CIRCUITS / NAND AND NOR GATES
Logic Gates Practical Objective: to develop an understanding of logic circuits and truth tables.
CHAPTER 1 : INTRODUCTION
Fredkin/Toffoli Templates for Reversible Logic Synthesis
Combinational Circuits
Kerntopf Gate and Regular Structures for Symmetric Functions
Richard Anderson Lecture 25 NP-Completeness
ECE 331 – Digital System Design
Introduction to Quantum logic (2)
1. Reversing the limits changes the sign. 2.
GCSE Computer Science – Logic Gates & Boolean Expressions
Overview Part 2 – Circuit Optimization
Logic Circuits Analysis
Sajib Kumar Mitra, Lafifa Jamal and Hafiz Md. Hasan Babu*
SYEN 3330 Digital Systems Chapter 2 – Part 1 SYEN 3330 Digital Systems.
Presentation transcript:

Garbage in Reversible Designs of Multiple Output Functions By: Dmitri Maslov Gerhard Dueck

Definitions Definition 1. Multiple output Boolean function is called reversible iff: 1. 2. - is a bijection. Examples. 1. - (NOT) is reversible. 2. - (Feynman gate) is reversible. 3. - is not reversible.

Definitions … NOT Toffoli Generalized Toffoli CNOT (Feynman) Definition 2. Garbage is the number of outputs added to make an n-input k-output function reversible.

Minimal garbage 24 325 209 8 25 vg2 9 45 60 1 9sym 28 38 10 7 5xp1 6 Theorem 1. For an n-input k-output function the minimal garbage to be added to make it reversible is , where M – maximum number of times an output pattern is repeated in the truth table. 24 325 209 8 25 vg2 9 45 60 1 9sym 28 38 10 7 5xp1 6 43 3 rd73 4 15 19 5 rd53 Min G RPGAG WCG out in name

Current systematic approaches 1. Reversible cascades: realizes a multiple output function in PLA-like fashion. 2. Reversible programmable gate array: realizes a multiple output symmetric function. 3. Spectral techniques for Toffoli family reversible synthesis.

New model What do we want from the new model? Constraints on the reversible logic design: no fan-outs; no feed-backs. Leaves us with the cascade structures as the only one satisfying these conditions. What do we want from the new model? 1. Minimal garbage. 2. Systematic synthesis method. 3. A structure, which can be easily implemented in a technology.

New model - different line types. Network design: Make a multiple output function reversible; realize it as a cascade of these new gates. Sample gate.

Regular synthesis Our approach: - build cascade by adding one gate at a time (start with empty cascade); - start building the cascade from its end; - try to add the gates so that the cascade applied to the output vector produces a function close to the input vector; - suppose patterns are in the order - while work with a pattern, do not apply gates that affect patterns with lower order.

Regular synthesis 000 000 011 101 110 111 000 001 010 100 011 101 110 111 000 001 010 100 101 111 110 000 001 010 100 011 011 101 110 100 000 001 010 111 111 100 110 101 000 001 010 011 001 001 010 010 100 100 011 101 101 110 110 111 011 111 Can use a single gate to interchange Hamming distance-1 patterns.

Some theoretical results Theorem 1. There exists a reversible function which requires at least gates. Theorem 2. Every reversible function can be realized with no more than gates. The theoretical algorithm usually creates expensive circuits, so the actual design method is different.

Quantum cost analysis Minimizing NOTs procedure (post processing). A new gate has NOT array in front of the generalized Toffoli gate. Note, the circuit design procedure stays the same.

Quantum cost analysis controls garbage Toffoli gate cost New gate cost Relative cost Average rel. cost 2 7 9 1.286 1.143 3 13 16 1.231 1.115 4 29 33 1.138 1.069 5 61 66 1.082 1.041 6 125 131 1.048 1.024 112 118 1.054 1.027 253 260 1.028 1.014 124 1.056 8 509 517 1.016 1.008 172 180 1.047 1.023 Introduction of the new gates brings only marginal gate cost increase.

Acknowledgements We would like to thank Dr. Perkowski for his help and valuable comments on the early stage of the research.

END of the presentation Question period