Jet algorithm and Jet FPGA by Attila Hidvégi. Content Status of the Jet algorithm New design for the Jet FPGA on JEM-1.0 Jet CMM firmware Summary Outlook.

Slides:

Advertisements

Similar presentations

Computer Architecture

Advertisements

Autonomic Systems Justin Moles, Winter 2006 Enabling autonomic behavior in systems software with hot swapping Paper by: J. Appavoo, et al. Presentation.

CHAPTER 4 I/O PORT PROGRAMMING. I/O Port Pins The four 8-bit I/O ports P0, P1, P2 and P3 each uses 8 pins All the ports upon RESET are configured as input,

Uli Schäfer JEM Status and plans Hardware status JEM0 Hardware status JEM1 Plans.

Jet algorithm/FPGA and tests by Attila Hidvégi. Content Status of the jet algorithm Status of the jet-FPGA Different kind of tests FIO-scanning Summary.

Jet algorithm/FPGA by Attila Hidvégi. Content Jet algorithm Jet-FPGA – Changes – Results – Analysing the inputs Tests at RAL Summary and Outlook.

JET Algorithm Attila Hidvégi. Overview FIO scan in crate environment JET Algorithm –Hardware tests (on JEM 0.2) –Results and problems –Ongoing work on.

CMS Week Sept 2002 HCAL Data Concentrator Status Report for RUWG and Calibration WG Eric Hazen, Jim Rohlf, Shouxiang Wu Boston University.

Embedded vs. PC Application Programming. Overview  The software design cycle  Designing differences  Code differences  Test differences.

Uli Schäfer 1 JEM PRR Design changes Post-FDR tests FDR issues.

5th April, 2005JEM FDR1 Energy Sum Algorithm In all stages saturate outputs if input is saturated or arithmetic overflow occurs Operate on 40Mb/s data.

Samuel Silverstein Stockholm University L1Calo upgrade hardware planning + Overview of current concept + Recent work, results.

Uli Schäfer JEM0 (*) JEM0 Hardware : overview, history, and status JEM0 Firmware : algorithms, status JEM – plans and timescale (*) Module0 specifications.

Uli Schäfer 1 JEM: Status and plans Pre-Production modules Status Plans.

Uli Schäfer JEM Status and plans Firmware -Algorithms -Tools -Status Hardware -JEM1 -Status Plans.

Uli Schäfer 1 JEM: Status and plans JEM1.2 Status Test results Plans.

Uli Schäfer 1 (Not just) Backplane transmission options Uli, Sam, Yuri.

JEM input processor stand-alone tests Andrey Belkin Uni Mainz 7th November 2003.

Uli Schäfer 1 JEM1: Status and plans JEM1.1 Status Plans.

Chapter 4 Processor Technology and Architecture. Chapter goals Describe CPU instruction and execution cycles Explain how primitive CPU instructions are.

ATLAS L1Calo Upgrade1 What data do we put in RTDP? Assume 160 Mbit/s rate from CPMs  24 lines/CPM/CMM at 160 Mbit/s  8 ROIs/CPM/CMM   12 bits / cluster.

Update on JEM FPGA coding. Carsten NödingJohannes Gutenberg-Universität Mainz JEM block diagramm.

Uli Schäfer 1 JEM Test Strategies Current plan: no JTAG tests at R&S  initial tests done at MZ Power-up / currents Connectivity tests (JTAG) per (daughter)

Uli Schäfer JEM Status and plans RAL test results Hardware status Firmware Plans.

Uli Schäfer JEM1 In input modules T,S probably mix of φ-bins 5,6 due to routing problems of high-speed LVDS links With current algorithm rounding errors.

Uli Schäfer 1 JEM1: Status and plans power Jet Sum R S T U VME CC RM ACE CAN Flash TTC JEM1.0 status JEM1.1 Plans.

Uli Schäfer 1 (Not just) Backplane transmission options.

Uli Schäfer JEM Status and plans Firmware Hardware status JEM1 Plans.

Uli Schäfer JEM Status and plans Algorithms Hardware JEM0, JEM1 Tests Plans.

Computer Architecture Lecture 08 Fasih ur Rehman.

The von Neumann Model – Chapter 4 COMP 2620 Dr. James Money COMP

JEP HW status and FW integration plans Uli Schaefer and Pawel Plucinski Johannes-Gutenberg Universitaet Mainz Stockholm University.

Chapter 4 - Implementing Standard Program Structures in 8086 Assembly Language from Microprocessors and Interfacing by Douglas Hall.

Cost & Benefit Analysis Executive Overview David F. Rico.

Uli Schäfer 1 JEM Status and plans Hardware -JEM1 -Status Firmware -Algorithms -Status Plans.

Status and planning of the CMX Wojtek Fedorko for the MSU group TDAQ Week, CERN April , 2012.

25 March 2011Ian Brawn1 Potential Enhancements to the XS Trigger Firmware Current Implementation Potential Enhancements –Functional overview –Resource.

Fast Fault Finder A Machine Protection Component.

Samuel Silverstein Stockholm University CMM++ firmware development Backplane formats (update) CMM++ firmware.

Spatiotemporal Saliency Map of a Video Sequence in FPGA hardware David Boland Acknowledgements: Professor Peter Cheung Mr Yang Liu.

09/01/2016James Leaver SLINK Current Progress. 09/01/2016James Leaver Hardware Setup Slink Receiver Generic PCI Card Slink Transmitter Transition Card.

MEG trigger system This short presentation describes the present status of the trigger algorithms of the MEG experiment implemented on the Xilinx FPGA.

17 December, 2010 ATLAS L1Calo upgrade meeting Meeting overview Recent hardware developments, ideas.

Elements of Datapath for the fetch and increment The first element we need: a memory unit to store the instructions of a program and supply instructions.

LAV firmware status Francesco Gonnella Mauro Raggi 28 th March 2012 TDAQ Working Group Meeting.

RISC / CISC Architecture by Derek Ng. Overview CISC Architecture RISC Architecture  Pipelining RISC vs CISC.

Control units In the last lecture, we introduced the basic structure of a control unit, and translated our assembly instructions into a binary representation.

JET Algorithm Attila Hidvégi. Overview FIO scan in crate environment JET Algorithm –Hardware tests (on JEM 0.2) –Results and problems –Some VHDL tips.

1 Status of Validation Board, Selection Board and L0DU Patrick Robbe, LAL Orsay, 19 Dec 2006.

UK LVL1 Meeting, RAL, 31/01/00Alan Watson 1 ATLAS Trigger Simulations Present & Future? What tools exist? What are they good for? What are the limitations?

20 October 2005 LCG Generator Services monthly meeting, CERN Validation of GENSER & News on GENSER Alexander Toropin LCG Generator Services monthly meeting.

CMM++ activities at MSU Y. Ermoline et al. Level-1 Calorimeter Trigger Joint Meeting, CERN, 13 – 17 September 2010.

XML scheme for configuration data V.Černý on behalf of the Bratislava group Initiated by Marco’s call:...a software layer for implementing the handling.

Software tools for digital LLRF system integration at CERN 04/11/2015 LLRF15, Software tools2 Andy Butterworth Tom Levens, Andrey Pashnin, Anthony Rey.

Samuel Silverstein, SYSF ATLAS calorimeter trigger upgrade work Overview Upgrade to PreProcessor MCM Topological trigger.

CMX: Update on status and planning Yuri Ermoline, Wojciech Dan Edmunds, Philippe Laurens, Chip Michigan State University 7-Mar-2012.

Calliope-Louisa Sotiropoulou FTK: E RROR D ETECTION AND M ONITORING Aristotle University of Thessaloniki FTK WORKSHOP, ALEXANDROUPOLI: 10/03/2014.

ATLAS Pre-Production ROD Status SCT Version

ATLAS calorimeter and topological trigger upgrades for Phase 1

PyBAR Firmware Structure and Operation Experience

L1Calo upgrade discussion

Implementation of the Jet Algorithm ATLAS Level-1 Calorimeter Trigger

Design of the Control Unit for Single-Cycle Instruction Execution

ATLAS: Level-1 Calorimeter Trigger

Design of the Control Unit for One-cycle Instruction Execution

Topic 5: Processor Architecture Implementation Methodology

Topic 5: Processor Architecture

Control units In the last lecture, we introduced the basic structure of a control unit, and translated our assembly instructions into a binary representation.

CHAPTER 4 I/O PORT PROGRAMMING.

(Not just) Backplane transmission options

Presentation transcript:

Jet algorithm and Jet FPGA by Attila Hidvégi

Content Status of the Jet algorithm New design for the Jet FPGA on JEM-1.0 Jet CMM firmware Summary Outlook

Status of the Jet algorithm The algorithm is working correctly. Transmission of jet multiplicity and RoI, through G-Link seems to work. However wrong events are read out. The two clock cycle version of the algorithm requires Leonardo 2002e.16 with ISE 5.2. FCAL handling will be added soon, and will require 8 more thresholds. Different threshold values will be applied to a tower, depending on whether it contains an FCAL element or not. The output format of the jet multiplicity can be reprogrammed once it has been decided how it should look like. One proposal is: 8 x 2 bit normal4 x 2 bit FCALParity

Jet FPGA on JEM-1.0 The code is being rewritten from scratch. New debugging features added. Needs to be configurable through registers, so we don’t need to resynthesize each time a simple modification or fine-tuning is carried out. The registers will be reconfigured with a standalone software. The same software will be used to read out all the spy memories. The design needs to have a default configuration. This could be the final design.

Design overview

Control overview

Jet CMM firmware Jet CMM is an extension of CP design: –16 JEMs vs. 14 CPMs –Jet-Et calculation –Separate handling of central and FCAL jets Current firmware status –Multiplicities and Jet-Et implemented for central jets (not well-tested) –FCAL jet handling currently being added

Summary Jet algorithm is working fine, and FCAL handling will be added soon. New Jet FPGA design is created, with many new debug features. A standalone software will be used to configure the FPGA for debug purposes.

Outlook The design needs to be finished. The standalone software needs to be written. The design needs to be tested and debugged in Mainz. Continue with the tests at RAL. FCAL handling needs to be added to the jet algorithm.